Detalles del producto

Function Memory interface Output frequency (max) (MHz) 1200 Number of outputs 68 Output supply voltage (V) 1.2 Core supply voltage (V) 1.2 Features DDR2 register Operating temperature range (°C) -40 to 95 Rating Catalog Output type CMOS Input type CMOS
Function Memory interface Output frequency (max) (MHz) 1200 Number of outputs 68 Output supply voltage (V) 1.2 Core supply voltage (V) 1.2 Features DDR2 register Operating temperature range (°C) -40 to 95 Rating Catalog Output type CMOS Input type CMOS
NFBGA (ZNR) 253 108 mm² 13.5 x 8
  • DDR4RCD01 JEDEC Compliant
  • DDR4 RDIMM and LRDIMM up to
    DDR4-2400
  • 32 Bits 1-to-2 Register Outputs
  • 1-to-4 Differential Clock Buffer
  • 1.2V Operation
  • PLL with Internal Feedback
  • Configurable Driver Strength
  • Scalable Weak Driver
  • Programmable Latency
  • Output Driver Calibration
  • Address Mirroring and Inversion
  • DDR4 Full-Parity Operation
  • On-Chip Programmable VREF Generation
  • CA Bus Training Mode
  • I2C Interface Support
  • Up to 16-Logical Ranks Support
    for 3DS RDIMMs
    and LRDIMMs
  • Up to 4 Physical Ranks Support
    for RDIMMs and
    LRDIMMs

All trademarks are the property of their respective owners.

  • DDR4RCD01 JEDEC Compliant
  • DDR4 RDIMM and LRDIMM up to
    DDR4-2400
  • 32 Bits 1-to-2 Register Outputs
  • 1-to-4 Differential Clock Buffer
  • 1.2V Operation
  • PLL with Internal Feedback
  • Configurable Driver Strength
  • Scalable Weak Driver
  • Programmable Latency
  • Output Driver Calibration
  • Address Mirroring and Inversion
  • DDR4 Full-Parity Operation
  • On-Chip Programmable VREF Generation
  • CA Bus Training Mode
  • I2C Interface Support
  • Up to 16-Logical Ranks Support
    for 3DS RDIMMs
    and LRDIMMs
  • Up to 4 Physical Ranks Support
    for RDIMMs and
    LRDIMMs

All trademarks are the property of their respective owners.

The CAB4 is 32-bit 1:2 Command/Address/Control Buffer and 1:4 differential Clock Buffer designed for operation on DDR4 registered DIMMs with a 1.2 V VDD mode.

All inputs are pseudo-differential using external or internal voltage reference. All outputs are full swing CMOS drivers optimized to drive 15 to 50 Ω effective terminated traces in DDR4 RDIMM, LRDIMM and 3D-Stacked DIMM applications. The clock outputs, command/address outputs, control outputs, data buffer control outputs can be enabled in groups, and independently driven with different strengths to compensate for different DIMM net topologies. The DDR4 Register operates from a differential clock (CK_t and CK_c). Inputs are registered at the crossing of CK_t going HIGH, and CK_c going LOW. The input signals could be either re-driven to the outputs if one of the input signals DCS[n:0]_n is driven LOW or it could be used to access device internal control registers when certain input conditions are met.

The device is characterized in the operating temperature range from –40°C to 95°C.

The CAB4 is 32-bit 1:2 Command/Address/Control Buffer and 1:4 differential Clock Buffer designed for operation on DDR4 registered DIMMs with a 1.2 V VDD mode.

All inputs are pseudo-differential using external or internal voltage reference. All outputs are full swing CMOS drivers optimized to drive 15 to 50 Ω effective terminated traces in DDR4 RDIMM, LRDIMM and 3D-Stacked DIMM applications. The clock outputs, command/address outputs, control outputs, data buffer control outputs can be enabled in groups, and independently driven with different strengths to compensate for different DIMM net topologies. The DDR4 Register operates from a differential clock (CK_t and CK_c). Inputs are registered at the crossing of CK_t going HIGH, and CK_c going LOW. The input signals could be either re-driven to the outputs if one of the input signals DCS[n:0]_n is driven LOW or it could be used to access device internal control registers when certain input conditions are met.

The device is characterized in the operating temperature range from –40°C to 95°C.

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Tipo Título Fecha
* Data sheet CAB4A Registering Clock Driver with Parity for DDR4/DDR4L RDIMM & LRDIMM Applica datasheet (Rev. B) 11 oct 2013

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Paquete Pasadores Descargar
NFBGA (ZNR) 253 Ver opciones

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos