產品詳細資料

Technology family ACT Rating Military Operating temperature range (°C) -55 to 125
Technology family ACT Rating Military Operating temperature range (°C) -55 to 125
CFP (HFP) 132 582.2569 mm² 24.13 x 24.13
  • Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
  • Two Independent 512 × 36 Clocked FIFOs Buffering Data in Opposite Directions
  • Mailbox-Bypass Register for Each FIFO
  • Programmable Almost-Full and Almost-Empty Flags
  • Microprocessor Interface Control Logic
  • IRA, ORA, AEA\, and AFA\ Flags Synchronized by CLKA
  • Released as DESC SMD (Standard Microcircuit Drawing) 5962-9562801QYA
  • IRB, ORB, AEB\, and AFB\ Flags Synchronized by CLKB
  • Low-Power 0.8-um Advanced CMOS Technology
  • Supports Clock Frequencies up to 50 MHz
  • Fast Access Times of 13 ns
  • Packaged in 132-Pin Ceramic Quad Flat Package
  • Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
  • Two Independent 512 × 36 Clocked FIFOs Buffering Data in Opposite Directions
  • Mailbox-Bypass Register for Each FIFO
  • Programmable Almost-Full and Almost-Empty Flags
  • Microprocessor Interface Control Logic
  • IRA, ORA, AEA\, and AFA\ Flags Synchronized by CLKA
  • Released as DESC SMD (Standard Microcircuit Drawing) 5962-9562801QYA
  • IRB, ORB, AEB\, and AFB\ Flags Synchronized by CLKB
  • Low-Power 0.8-um Advanced CMOS Technology
  • Supports Clock Frequencies up to 50 MHz
  • Fast Access Times of 13 ns
  • Packaged in 132-Pin Ceramic Quad Flat Package

The SN54ACT3632 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 50 MHz and has read access times as fast as 11 ns. Two independent 512 × 36 dual-port SRAM FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN54ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input-ready (IRA, IRB) flag and almost-full (AFA\, AFB\) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty (AEA\, AEB\) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.

The SN54ACT3632 is characterized for operation over the full military temperature range of -55°C to 125°C.

For more information on this device family, see the following application reports:

  • FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control
    (literature number SCAA007)
  • Interfacing TI Clocked FIFOs With TI Floating-Point Digital Signal Processors (literature number SCAA005)
  • Metastability Performance of Clocked FIFOs (literature number SCZA004)

The SN54ACT3632 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 50 MHz and has read access times as fast as 11 ns. Two independent 512 × 36 dual-port SRAM FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN54ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input-ready (IRA, IRB) flag and almost-full (AFA\, AFB\) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty (AEA\, AEB\) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.

The SN54ACT3632 is characterized for operation over the full military temperature range of -55°C to 125°C.

For more information on this device family, see the following application reports:

  • FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control
    (literature number SCAA007)
  • Interfacing TI Clocked FIFOs With TI Floating-Point Digital Signal Processors (literature number SCAA005)
  • Metastability Performance of Clocked FIFOs (literature number SCZA004)

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 11
類型 標題 日期
* Data sheet 512 X 36 X 2 Clocked Bidirectional First-In, First-Out datasheet (Rev. A) 1998年 4月 1日
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 2021年 7月 26日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
Application note Selecting the Right Level Translation Solution (Rev. A) 2004年 6月 22日
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002年 8月 29日
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 1997年 6月 1日
Application note Designing With Logic (Rev. C) 1997年 6月 1日
Application note Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc 1996年 4月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
CFP (HFP) 132 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片