SN74LV240A

Name: SN74LV240A
Brand: TI
SKU: SN74LV240A
Price: 0.309 USD

現行

具有 3 態輸出的 8 通道 2-V 至 5.5-V 逆變器

立即訂購

產品規格表

document-pdfAcrobat SN74LV240A Octal Inverting Buffers/Drivers With 3-State Outputs datasheet (Rev. J) (英文) PDF | HTML

SN74LV240A

現行

產品規格表

立即訂購

產品詳細資料

Technology family

LV-A

Supply voltage (min) (V)

Supply voltage (max) (V)

5.5

Number of channels

IOL (max) (mA)

IOH (max) (mA)

-16

Supply current (max) (µA)

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

LV-A

Supply voltage (min) (V)

Supply voltage (max) (V)

5.5

Number of channels

IOL (max) (mA)

IOH (max) (mA)

-16

Supply current (max) (µA)

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

SOIC (DW)

131.84 mm² 12.8 x 10.3

98.28 mm² 12.6 x 7.8

56.16 mm² 7.2 x 7.8

41.6 mm² 6.5 x 6.4

32 mm² 5 x 6.4

V_CC operation of 2 V to 5.5 V
Max t_pd of 6.5 ns at 5 V
Typical V_OLP (Output Ground Bounce) <0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot) >2.3 V at V_CC = 3.3 V, T_A = 25°C
Support Mixed-Mode Voltage Operation on All Ports
Latch-Up Performance Exceeds 250 mA per JESD 17
I_off Supports Live Insertion, Partial Power-Down Mode, and Back Drive Protection

V_CC operation of 2 V to 5.5 V
Max t_pd of 6.5 ns at 5 V
Typical V_OLP (Output Ground Bounce) <0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot) >2.3 V at V_CC = 3.3 V, T_A = 25°C
Support Mixed-Mode Voltage Operation on All Ports
Latch-Up Performance Exceeds 250 mA per JESD 17
I_off Supports Live Insertion, Partial Power-Down Mode, and Back Drive Protection

These octal buffers/drivers with inverted outputs are designed for 2 V to 5.5 V V_CC operation.

The ’LV240A devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices are organized as two 4-bit buffers/line drivers with separate output-enable ( OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

These octal buffers/drivers with inverted outputs are designed for 2 V to 5.5 V V_CC operation.

The ’LV240A devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

open-in-new

尋找其它反相緩衝器和驅動器

下載觀看有字幕稿的影片影片