TIDA-01346

Multiple PLL combination reference design for <40-fs jitter (100-Hz to 100-MHz)

TIDA-01346

Design files

Overview

The TIDA-01346 design uses two LMX2594 synthesizers in combination to produce lower noise than is possible with just one. By combining the output of two synthesizers that are in phase, a theoretical 3 dB phase noise benefit is possible due to the output power being 6 dB higher while the noise power is only 3 dB higher. The LMX2594 is an ideal synthesizer for this application as it has a SYNC feature that allows it to have deterministic and repeatable phase as well as a programmable phase that can be used to correct for any phase error due to trace mismatches or any other factors.

Features
  • 3 to 12.5 GHz Output Frequency
  • 40-fs rms Jitter at 9GHz (100 Hz to 100 MHz)
??image.gallery.download_en_US?? View video with transcript Video

A fully assembled board has been developed for testing and performance validation only, and is not available for sale.

Design files & products

Design files

Download ready-to-use system files to speed your design process.

TIDUD10A.PDF (1210 K)

Reference design overview and verified performance test data

TIDRQN2.PDF (184 K)

Detailed schematic diagram for design layout and components

TIDRQN3.PDF (17 K)

Complete listing of design components, reference designators, and manufacturers/part numbers

TIDRQN4.PDF (145 K)

Detailed overview of design layout for component placement

TIDRQN6.ZIP (2760 K)

Files used for 3D models or 2D drawings of IC components

TIDCDC8.ZIP (3580 K)

Design file that contains information on physical board layer of design PCB

TIDRQN5.PDF (640 K)

PCB layer plot file used for generating PCB design layout

Products

Includes TI products in the design and potential alternatives.

RF PLLs & synthesizers

LMX259415-GHz wideband PLLatinum™ RF synthesizer with phase synchronization and JESD204B support

Data sheet: PDF | HTML

Technical documentation

star
= Top documentation selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Design guide Multiple PLL Combination Reference Design for < 40-fs Jitter (100 Hz to 100 MHz) (Rev. A) Jun. 13, 2017

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos