CDCE18005EVM

CDCE18005EVM 評估模組

CDCE18005EVM

立即訂購

概覽

The CDCE18005 is a high performance clock generator and distributor featuring a high degree of configurability via a SPI interface, and programmable start up modes determined by on-board EEPROM. Specifically tailored for buffering clocks for data converters and high-speed digital signals, the CDCE18005 achieves low additive jitter in the 50 fs range. The clock distribution block includes five individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (up to 1.5 GHzGHz) and skew relationship via a programmable delay block. If all outputs are configured in single-ended mode (e.g. LVCMOS), the CDCE18005 supports up to ten outputs. Each output can select one of three clock input sources. The input block includes two universal differential inputs which support frequencies up to 1500 MHz and an auxiliary single ended input that can be connected to a CMOS level clock or configure to connect to an external crystal via and onboard oscillator block.

特點

Universal Input Buffers That Accept LVPECL, LVDS, or LVCMOS Level Signaling

  • Fully Configurable Outputs Including Frequency, Output Format, and Output Skew
  • Output Multiplexer That Serves as a Clock Switch between the Three Reference Inputs and the Outputs
  • Clock Generation Via AT-Cut Crystal
  • Integrated EEPROM Determines Device Configuration at Power-up
  • Low Additive Jitter Performance
  • Universal Output Blocks Support up to 5 Differential, 10 Single-ended, or Combinations of Differential or Single-ended:
    • Low Additive Jitter
    • Output Frequency up to 1.5 GHz
    • LVPECL, LVDS, LVCMOS, and Special High
    • Output Swing Modes
    • Independent Output Dividers Support Divide Ratios from 1-80
    • Independent limited Coarse Skew Control on all Outputs
  • Flexible Inputs:
    • Two Universal Differential Inputs Accept Frequencies up to 1500 MHz (LVPECL), 800 MHz (LVDS), or 250 MHz (LVCMOS).
    • One Auxiliary Input Accepts Single Ended Clock Source or Crystal Auxiliary Input Accepts Crystals in the Range of 2 MHz-42 MHz or an LVCMOS Input up to 75 MHz.
    • Clock Generator Mode Using Crystal Input.
  • Typical Power Consumption 1.0W at 3.3V
  • Integrated EEPROM Stores Default Settings; Therefore, The Device Powers up in a Known, Predefined State.
  • Offered in QFN-48 Package Figure 1. CDCE18005 Application Example
  • ESD Protection Exceeds 2kV HBM
  • Industrial Temperature Range -40°C to 85°C


USB Cable

時鐘緩衝器
CDCE18005 具分頻器的 5/10 輸出時脈緩衝器
下載 觀看有字幕稿的影片 影片

訂購並開始開發

開發板

CDCE18005EVM — CDCE18005EVM Evaluation Module

支援產品和硬體
有庫存
限制:
TI.com 上缺貨
TI.com 無法提供

CDCE18005EVM CDCE18005EVM Evaluation Module

close
版本: null
發行日期:
支援軟體

SCAC106 — CDCE18005 EVM Control Software installer

支援產品和硬體

支援產品和硬體

產品
時鐘緩衝器
CDCE18005 具分頻器的 5/10 輸出時脈緩衝器
硬體開發
開發板
CDCE18005EVM CDCE18005EVM 評估模組
下載選項

SCAC106 CDCE18005 EVM Control Software installer

close
版本: 01.00.00.0A
發行日期: 2010/6/29
產品
時鐘緩衝器
CDCE18005 具分頻器的 5/10 輸出時脈緩衝器
硬體開發
開發板
CDCE18005EVM CDCE18005EVM 評估模組

版本資訊

The design resource accessed as www.ti.com/lit/zip/scac106 or www.ti.com/lit/xx/scac106a/scac106a.zip has been migrated to a new user experience at www.ti.com/tool/download/SCAC106. Please update any bookmarks accordingly.
適用 TI 的評估品項標準條款與條件。

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
類型 標題 下載最新的英文版本 日期
證書 CDCE18005EVM EU Declaration of Conformity (DoC) 2019/1/2
資料表 Five/Ten Output Clock Programmable Buffer datasheet (Rev. B) 2012/11/21
使用指南 Low Phase Noise Clock Evaluation Module — up to 1.5 Ghz 2008/11/11

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援