This verified design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC, ADS8881 at a throughput of 1MSPS. This design has been optimized to provide 18-bit settling performance for a Full Scale Step Input signal, thus leading to excellent system linearity. Such an input stimulus is more applicable in MUXed applications for transition between channels with different input voltages. The input driver for the ADC uses the OPA350 for high bandwidth (small & large signal), output current drive and linear rail-to-rail input and output operation. The reference buffer drive utilizes a composite buffer made out of THS4281 & OPA333 to get the desired performance at lowest power consumption. This DAQ block achieves a ±2.5LSB INL performance for a total power consumption of less than 70 mW.
已開發完全組裝的電路板，僅供測試與性能驗證，且為非賣品。
下載立即可用的系統檔案以加速您的設計流程。
設計與潛在替代方案中包括 TI 產品。
| 類型 | 標題 | 下載最新的英文版本 | 日期 | |||
|---|---|---|---|---|---|---|
| 使用指南 | 18-Bit Data Acquisition (DAQ) Block Optimized for 1-μs Full-Scale Step Response (Rev. C) | 2017/2/2 |