Synchronization of High Speed Multichannel JESD204B Compliant Clocks Part 1

00:07:50 | 25 JUL 2018
Learn about the multi-channel clock requirements for high speed data acquisition systems including the JESD204B serial interface standard, clock impact on interleaved ADCs, and giga-sample multi-channel clocks challenges.

Resources
This video is part of a series

Browse videos

View all videos
Products
Applications