Get Your Clocks in Sync: Hardware Setup
00:02:30
|
26 MAR 2019
This video demonstrates DEV_CLK skew between two clock outputs of the clocking reference design and the analog channel to channel skew between 2 ADC12DJ3200EVMs
資源
本影片屬於系列影片
-
適合高速多通道應用的時脈解決方案
video-playlist (6 videos)