SLDS216
December 2017
PGA302
PRODUCTION DATA.
1
Features
2
Applications
3
Description
4
Revision History
5
Description (continued)
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Thermal Information
7.5
Overvoltage and Reverse Voltage Protection
7.6
Linear Regulators
7.7
Internal Reference
7.8
Internal Oscillator
7.9
Bridge Sensor Supply
7.10
Temperature Sensor Supply
7.11
Bridge Offset Cancel
7.12
P Gain and T Gain Input Amplifiers (Chopper Stabilized)
7.13
Analog-to-Digital Converter
7.14
Internal Temperature Sensor
7.15
Bridge Current Measurement
7.16
One Wire Interface
7.17
DAC Output
7.18
DAC Gain for DAC Output
7.19
Non-Volatile Memory
7.20
Diagnostics - PGA30x
7.21
Typical Characteristics
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
Overvoltage and Reverse Voltage Protection
8.3.2
Linear Regulators
8.3.3
Internal Reference
8.3.4
Internal Oscillator
8.3.5
VBRGP and VBRGN Supply for Resistive Bridge
8.3.6
ITEMP Supply for Temperature Sensor
8.3.7
P Gain
8.3.8
T Gain
8.3.9
Bridge Offset Cancel
8.3.10
Analog-to-Digital Converter
8.3.10.1
Sigma Delta Modulator for ADC
8.3.10.2
Decimation Filter for ADC
8.3.10.3
Internal Temperature Sensor ADC Conversion
8.3.10.4
ADC Scan Mode
8.3.10.4.1
P-T Multiplexer Timing in Auto Scan Mode
8.3.11
Internal Temperature Sensor
8.3.12
Bridge Current Measurement
8.3.13
Digital Interface
8.3.14
OWI
8.3.14.1
Overview of OWI Interface
8.3.14.2
Activating and Deactivating the OWI Interface
8.3.14.2.1
Activating OWI Communication
8.3.14.2.2
Deactivating OWI Communication
8.3.14.3
OWI Protocol
8.3.14.3.1
OWI Frame Structure
8.3.14.3.1.1
Standard field structure:
8.3.14.3.1.2
Frame Structure
8.3.14.3.1.3
Sync Field
8.3.14.3.1.4
Command Field
8.3.14.3.1.5
Data Field(s)
8.3.14.3.2
OWI Commands
8.3.14.3.2.1
OWI Write Command
8.3.14.3.2.2
OWI Read Initialization Command
8.3.14.3.2.3
OWI Read Response Command
8.3.14.3.2.4
OWI Burst Write Command (EEPROM Cache Access)
8.3.14.3.2.5
OWI Burst Read Command (EEPROM Cache Access)
8.3.14.3.3
OWI Operations
8.3.14.3.3.1
Write Operation
8.3.14.3.3.2
Read Operation
8.3.14.3.3.3
EEPROM Burst Write
8.3.14.3.3.4
EEPROM Burst Read
8.3.14.4
OWI Communication Error Status
8.3.15
I2C Interface
8.3.15.1
Overview of I2C Interface
8.3.15.2
I2C Interface Protocol
8.3.15.3
Clocking Details of I2C Interface
8.3.16
DAC Output
8.3.17
DAC Gain for DAC Output
8.3.17.1
Connecting DAC Output to DAC GAIN Input
8.3.18
Memory
8.3.18.1
EEPROM Memory
8.3.18.1.1
EEPROM Cache
8.3.18.1.2
EEPROM Programming Procedure
8.3.18.1.3
EEPROM Programming Current
8.3.18.1.4
CRC
8.3.19
Diagnostics
8.3.19.1
Power Supply Diagnostics
8.3.19.2
Sensor Connectivity/Gain Input Faults
8.3.19.3
Gain Output Diagnostics
8.3.19.4
PGA302 Harness Open Wire Diagnostics
8.3.19.5
EEPROM CRC and TRIM Error
8.3.20
Digital Compensation and Filter
8.3.20.1
Digital Gain and Offset
8.3.20.2
TC and NL Correction
8.3.20.3
Clamping
8.3.20.4
Filter
8.3.21
Revision ID
8.4
Device Functional Modes
8.5
Register Maps
8.5.1
Programmer's Model
8.5.1.1
Memory Map
8.5.1.2
Control and Status Registers
8.5.1.2.1
MICRO_INTERFACE_CONTROL (DI Page Address = 0x0) (DI Page Offset = 0x0C)
8.5.1.2.2
PSMON1 (M0 Address= 0x40000558) (DI Page Address = 0x2) (DI Page Offset = 0x58)
8.5.1.2.3
AFEDIAG (M0 Address= 0x4000055A) (DI Page Address = 0x2) (DI Page Offset = 0x5A)
8.5.1.2.4
P_GAIN_SELECT (DI Page Address = 0x2) (DI Page Offset = 0x47)
8.5.1.2.5
T_GAIN_SELECT (DI Page Address = 0x2) (DI Page Offset = 0x48)
8.5.1.2.6
TEMP_CTRL (DI Page Address = 0x2) (DI Page Offset = 0x4C)
8.5.1.2.7
OFFSET_CANCEL (DI Page Address = 0x2) (DI Page Offset = 0x4E)
8.5.1.2.8
PADC_DATA1 (DI Page Address = 0x0) (DI Page Offset = 0x10)
8.5.1.2.9
PADC_DATA2 (DI Page Address = 0x0) (DI Page Offset = 0x11)
8.5.1.2.10
TADC_DATA1 (DI Page Address = 0x0) (DI Page Offset = 0x14)
8.5.1.2.11
TADC_DATA2 (DI Page Address = 0x0) (DI Page Offset = 0x15)
8.5.1.2.12
DAC_REG0_1 (DI Page Address = 0x2) (DI Page Offset = 0x30)
8.5.1.2.13
DAC_REG0_2 (DI Page Address = 0x2) (DI Page Offset = 0x31)
8.5.1.2.14
OP_STAGE_CTRL (DI Page Address = 0x2) (DI Page Offset = 0x3B)
8.5.1.2.15
EEPROM_ARRAY (DI Page Address = 0x5) (DI Page Offset = 0x00 - 0x7F)
8.5.1.2.16
EEPROM_CACHE_BYTE0 (DI Page Address = 0x5) (DI Page Offset = 0x80)
8.5.1.2.17
EEPROM_CACHE_BYTE1 (DI Page Address = 0x5) (DI Page Offset = 0x81)
8.5.1.2.18
EEPROM_PAGE_ADDRESS (DI Page Address = 0x5) (DI Page Offset = 0x82)
8.5.1.2.19
EEPROM_CTRL (DI Page Address = 0x5) (DI Page Offset = 0x83)
8.5.1.2.20
EEPROM_CRC (DI Page Address = 0x5) (DI Page Offset = 0x84)
8.5.1.2.21
EEPROM_STATUS (DI Page Address = 0x5) (DI Page Offset = 0x85)
8.5.1.2.22
EEPROM_CRC_STATUS (DI Page Address = 0x5) (DI Page Offset = 0x86)
8.5.1.2.23
EEPROM_CRC_VALUE (DI Page Address = 0x5) (DI Page Offset = 0x87)
8.5.1.2.24
H0 (EEPROM Address= 0x40000000)
8.5.1.2.25
H1 (EEPROM Address= 0x40000002)
8.5.1.2.26
H2 (EEPROM Address= 0x40000004)
8.5.1.2.27
H3 (EEPROM Address= 0x40000006)
8.5.1.2.28
G0 (EEPROM Address= 0x40000008)
8.5.1.2.29
G1 (EEPROM Address= 0x4000000A)
8.5.1.2.30
G2 (EEPROM Address= 0x4000000C)
8.5.1.2.31
G3 (EEPROM Address= 0x4000000E)
8.5.1.2.32
N0 (EEPROM Address= 0x40000010)
8.5.1.2.33
N1 (EEPROM Address= 0x40000012)
8.5.1.2.34
N2 (EEPROM Address= 0x40000014)
8.5.1.2.35
N3 (EEPROM Address= 0x40000016)
8.5.1.2.36
M0 (EEPROM Address= 0x40000018)
8.5.1.2.37
M1 (EEPROM Address= 0x4000001A)
8.5.1.2.38
M2 (EEPROM Address= 0x4000001C)
8.5.1.2.39
M3 (EEPROM Address= 0x4000001E)
8.5.1.2.40
PADC_GAIN (EEPROM Address= 0x40000020)
8.5.1.2.41
TADC_GAIN (EEPROM Address= 0x40000021)
8.5.1.2.42
PADC_OFFSET (EEPROM Address= 0x40000022)
8.5.1.2.43
TADC_OFFSET (EEPROM Address= 0x40000024)
8.5.1.2.44
TEMP_SW_CTRL (EEPROM Address= 0x40000028)
8.5.1.2.45
DAC_FAULT_MSB (EEPROM Address= 0x4000002A)
8.5.1.2.46
LPF_A0_MSB (EEPROM Address= 0x4000002B)
8.5.1.2.47
LPF_A1 (EEPROM Address= 0x4000002C)
8.5.1.2.48
LPF_A2 (EEPROM Address= 0x4000002E)
8.5.1.2.49
.LPF_B1 (EEPROM Address= 0x40000030)
8.5.1.2.50
NORMAL_LOW (EEPROM Address= 0x40000032)
8.5.1.2.51
NORMAL_HIGH (EEPROM Address= 0x40000034)
8.5.1.2.52
LOW_CLAMP (EEPROM Address= 0x40000036)
8.5.1.2.53
HIGH_CLAMP (EEPROM Address= 0x40000038)
8.5.1.2.54
DIAG_BIT_EN (EEPROM Address= 0x4000003A)
9
Application and Implementation
9.1
Application Information
9.1.1
0-5V Voltage Output
9.2
Typical Application
9.2.1
Design Requirements
9.2.2
Detailed Design Procedure
9.2.2.1
Application Data
9.2.3
Application Curves
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
Device and Documentation Support
12.1
Receiving Notification of Documentation Updates
12.2
Community Resources
12.3
Trademarks
12.4
Electrostatic Discharge Caution
12.5
Glossary
13
Mechanical, Packaging, and Orderable Information
Package Options
Mechanical Data (Package|Pins)
PW|16
MPDS361A
Thermal pad, mechanical data (Package|Pins)
Orderable Information
slds216_oa
slds216_pm
4
Revision History
DATE
REVISION
NOTES
December 2017
*
Initial release.