JAJSC60E May   2016  – May 2021 THS6212

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics: VS = 12 V
    6. 6.6 Electrical Characteristics: VS = 28 V
    7. 6.7 Timing Requirements
    8. 6.8 Typical Characteristics: VS = 12 V
    9. 6.9 Typical Characteristics: VS = 28 V
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Output Voltage and Current Drive
      2. 7.3.2 Driving Capacitive Loads
      3. 7.3.3 Distortion Performance
      4. 7.3.4 Differential Noise Performance
      5. 7.3.5 DC Accuracy and Offset Control
    4. 7.4 Device Functional Modes
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 Wideband Current-Feedback Operation
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Dual-Supply Downstream Driver
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
          1. 8.2.2.2.1 Line Driver Headroom Requirements
          2. 8.2.2.2.2 Computing Total Driver Power for Line-Driving Applications
    3. 8.3 What To Do and What Not to Do
      1. 8.3.1 What To Do
      2. 8.3.2 What Not to Do
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.5 Electrical Characteristics: VS = 12 V

at TA ≈ 25°C, differential closed-loop gain (AV) = 10 V/V, differential load (RL) = 50 Ω, series isolation resistor (RS) = 2.5 Ω each, RF = 1.24 kΩ, RADJ = 0 Ω, VO = D1_OUT – D2_OUT, and full bias (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
AC PERFORMANCE
SSBW Small-signal bandwidth  AV = 5 V/V, RF = 1.5 kΩ, VO = 2 VPP 250 MHz
AV = 10 V/V, RF = 1.24 kΩ, VO = 2 VPP 180
AV = 15 V/V, RF = 1 kΩ, VO = 2 VPP 165
0.1-dB bandwidth flatness 17 MHz
LSBW Large-signal bandwidth VO = 16 VPP 195 MHz
SR Slew rate (20% to 80%) VO = 16-V step 5500 V/µs
Rise and fall time (10% to 90%) VO = 2 VPP 2.1 ns
HD2 2nd-order harmonic distortion AV = 10 V/V,
VO = 2 VPP,
RL = 50 Ω		 Full bias, f = 1 MHz –80 dBc
Mid bias, f = 1 MHz –78
Low bias, f = 1 MHz –78
Full bias, f = 10 MHz –61
Mid bias, f = 10 MHz –61
Low bias, f = 10 MHz –61
HD3 3rd-order harmonic distortion AV = 10 V/V,
VO = 2 VPP,
RL = 50 Ω		 Full bias, f = 1 MHz –90 dBc
Mid bias, f = 1 MHz –86
Low bias, f = 1 MHz –83
Full bias, f = 10 MHz –69
Mid bias, f = 10 MHz –65
Low bias, f = 10 MHz –62
en Differential input voltage noise f ≥ 1 MHz, input-referred 2.5 nV/√Hz
in+ Noninverting input current noise f ≥ 1 MHz, each amplifier 1.4 pA/√Hz
in- Inverting input current noise f ≥ 1 MHz, each amplifier 18 pA/√Hz
DC PERFORMANCE
ZOL Open-loop transimpedance gain 1300 kΩ
Input offset voltage (each amplifier) ±12 mV
TA = –40°C ±16
TA = 85°C ±11
Noninverting input bias current ±1 µA
TA = –40°C ±1
TA = 85°C ±1
Inverting input bias current ±8 µA
TA = –40°C ±7
TA = 85°C ±4
INPUT CHARACTERISTICS
Common-mode input range Each input with respect to midsupply ±3.0 V
CMRR Common-mode rejection ratio Each input 64 dB
TA = –40°C 67
TA = 85°C 62
Noninverting differential input resistance 10 || 2 kΩ || pF
Inverting input resistance 43 Ω
OUTPUT CHARACTERISTICS
VO Output voltage swing RL = 100 Ω, RS = 0 Ω ±9.7 V
RL = 50 Ω, RS = 0 Ω ±9.3
RL = 25 Ω, RS = 0 Ω ±8.4
IO Output current (sourcing and sinking) RL = 25 Ω, RS = 0 Ω, based on VO specification ±338 mA
Short-circuit output current ±0.81 A
ZO Closed-loop output impedance f = 1 MHz, differential 0.03 Ω
POWER SUPPLY
VS Operating voltage 10 12 28 V
TA = –40°C to +85°C 10 28
GND GND pin voltage VS– 0 VS+ – 5 V
IS+ Quiescent current Full bias (BIAS-1 = 0, BIAS-2 = 0) 19.5 mA
Mid bias (BIAS-1 = 1, BIAS-2 = 0) 15
Low bias (BIAS-1 = 0, BIAS-2 = 1) 10.4
Bias off (BIAS-1 = 1, BIAS-2 = 1) 0.8
IS– Quiescent current Full bias (BIAS-1 = 0, BIAS-2 = 0) 18.8 mA
Mid bias (BIAS-1 = 1, BIAS-2 = 0) 14.4
Low bias (BIAS-1 = 0, BIAS-2 = 1) 9.6
Bias off (BIAS-1 = 1, BIAS-2 = 1) 0.01
Current through GND pin Full bias (BIAS-1 = 0, BIAS-2 = 0) 0.8 mA
+PSRR Positive power-supply rejection ratio Differential 83 dB
–PSRR Negative power-supply rejection ratio Differential 83 dB
BIAS CONTROL
Bias control pin voltage range With respect to GND pin,
TA = –40°C to +85°C		 0 3.3 12 V
Bias control pin logic threshold Logic 1, with respect to GND pin,
TA = –40°C to +85°C		 2.1 V
Logic 0, with respect to GND pin,
TA = –40°C to +85°C		 0.8
Bias control pin current(1) BIAS-1, BIAS-2 = 0.5 V (logic 0) –9.6 µA
BIAS-1, BIAS-2 = 3.3 V (logic 1) 0.3 1
Open-loop output impedance Off bias (BIAS-1 = 1, BIAS-2 = 1) 70 || 5 MΩ || pF
(1) Current is considered positive out of the pin.