JAJSOA3A February   2023  – September 2023 TPS25948

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Revision History
  6. 5 Device Comparison Table
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Electrical Characteristics
    5. 7.5 Timing Requirements
    6. 7.6 Switching Characteristics
    7. 7.7 Typical Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Undervoltage Lockout (UVLO and UVP)
      2. 8.3.2 Overvoltage Lockout (OVLO)
      3. 8.3.3 Inrush Current, Overcurrent, and Short Circuit Protection
        1. 8.3.3.1 Slew Rate (dVdt) and Inrush Current Control
        2. 8.3.3.2 Active Current Limiting
        3. 8.3.3.3 Short-Circuit Protection
      4. 8.3.4 Analog Load Current Monitor
      5. 8.3.5 Reverse Current Protection
      6. 8.3.6 Overtemperature Protection (OTP)
      7. 8.3.7 Fault Response and Indication (FLT)
      8. 8.3.8 Supply Good Indication (SPLYGD/SPLYGD)
    4. 8.4 Device Functional Modes
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Single Device, Self-Controlled
    3. 9.3 Typical Application
      1. 9.3.1 Design Requirements
      2. 9.3.2 Detailed Design Procedure
        1. 9.3.2.1 Setting Overvoltage Threshold
        2. 9.3.2.2 Setting Output Voltage Rise Time (tR)
        3. 9.3.2.3 Setting Overcurrent Threshold (ILIM)
        4. 9.3.2.4 Setting Overcurrent Blanking Interval (tITIMER)
      3. 9.3.3 Application Curves
    4. 9.4 Active ORing
    5. 9.5 Priority Power MUXing
    6. 9.6 Parallel Operation
    7. 9.7 USB PD Port Protection
    8. 9.8 Power Supply Recommendations
      1. 9.8.1 Transient Protection
      2. 9.8.2 Output Short-Circuit Measurements
    9. 9.9 Layout
      1. 9.9.1 Layout Guidelines
      2. 9.9.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 ドキュメントの更新通知を受け取る方法
    3. 10.3 サポート・リソース
    4. 10.4 Trademarks
    5. 10.5 静電気放電に関する注意事項
    6. 10.6 用語集
  12. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

8.3.3.1 Slew Rate (dVdt) and Inrush Current Control

During hot-plug events or while trying to charge a large output capacitance at start-up, there can be a large inrush current. If the inrush current is not managed properly, it can damage the input connectors and/or cause the system power supply to droop leading to unexpected restarts elsewhere in the system. The inrush current during turn on is directly proportional to the load capacitance and rising slew rate.

Equation 3 can be used to find the slew rate (SR) required to limit the inrush current (IINRUSH) for a given load capacitance (COUT):

Equation 3. IINRUSH (mA) = COUT (µF) × SRON (V/ms)

A capacitor can be connected to the dVdt pin to control the rising slew rate and lower the inrush current during turn on. The required CdVdt capacitance to produce a given slew rate can be calculated using the equation:

Equation 4. CDVDT (pF) = 5000SRON (V/ms)

The fastest output slew rate is achieved by leaving the dVdt pin open.

Note:
  1. The slew rate calculation above holds good for CdVdt > 1 nF. For lower CdVdt values, the internal gate capacitance may dominate and cause the actual slew rate to deviate from the calculation.
  2. Slew rate control during start-up is provided only on the HFET which enables inrush current control from IN to OUT.
  3. For CdVdt > 10 nF, it is recommended to add a 100-Ω resistor in series with the capacitor on the dVdt pin.