CDCI6214 wird nicht für neue Designs empfohlen
Dieses Produkt ist weiterhin für Bestandskunden erhältlich. Neue Designs sollten ein alternatives Produkt erwägen.
Selbe Funktionalität wie der verglichene Baustein bei gleicher Anschlussbelegung
CDCE6214 AKTIV Ultra-Low-Power-Taktgenerator mit einer PLL, vier Differenzialausgängen Pin-to-pin, PCIe-Gen-5-compliant upgrade, LP-HCSL output and fractional PLL support with lower 1ku price
Ähnliche Funktionalität wie verglichener Baustein
CDCM6208 AKTIV Taktgenerator, 2:8, mit extrem geringem Stromverbrauch und geringem Jitter Ultra-low power, 365-fs RMS (typical), clock generator device for fractional or integer divided differential outputs

Produktdetails

Function Clock generator Number of outputs 4 Output frequency (max) (MHz) 350 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Input type Differential, LVCMOS, XTAL Output type HCSL, LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features I2C, Integrated EEPROM, Pin programmable, Serial interface Rating Catalog
Function Clock generator Number of outputs 4 Output frequency (max) (MHz) 350 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Input type Differential, LVCMOS, XTAL Output type HCSL, LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features I2C, Integrated EEPROM, Pin programmable, Serial interface Rating Catalog
VQFN (RGE) 24 16 mm² 4 x 4
  • One configurable high performance, low-power PLL with four programmable outputs
  • RMS jitter performance
    • Supports PCIe Gen1/ Gen2 / Gen3 / Gen4 without SSC
  • Typical power consumption: 150mW at 1.8V(2)
  • Universal clock input
    • Differential AC-coupled or LVCMOS: 1MHz to 250MHz
    • Crystal: 8MHz to 50MHz
  • Flexible output frequencies
    • 44.1kHz to 350MHz
    • Glitchless output divider switching
  • Four individually configurable outputs
    • LVCMOS, LVDS or HCSL
    • Differential AC-coupled with programmable swing (LVDS-, CML-, LVPECL-compatible)
  • Fully integrated PLL, configurable loop bandwidth: 100kHz to 3MHz
  • Single or mixed supply operation for level translation: 1.8V, 2.5V and 3.3V
  • Configurable GPIOs
    • Status signals
    • Up to four individual output enables
    • Output divider synchronization
  • Flexible configuration options
    • I2C-compatible interface: up to 400kHz
    • Integrated EEPROM with two pages and external select pin
  • Only supports 100Ω systems
  • Industrial temperature range: –40°C to 85°C
  • Small footprint: 24-pin VQFN (4mm × 4mm)
  • One configurable high performance, low-power PLL with four programmable outputs
  • RMS jitter performance
    • Supports PCIe Gen1/ Gen2 / Gen3 / Gen4 without SSC
  • Typical power consumption: 150mW at 1.8V(2)
  • Universal clock input
    • Differential AC-coupled or LVCMOS: 1MHz to 250MHz
    • Crystal: 8MHz to 50MHz
  • Flexible output frequencies
    • 44.1kHz to 350MHz
    • Glitchless output divider switching
  • Four individually configurable outputs
    • LVCMOS, LVDS or HCSL
    • Differential AC-coupled with programmable swing (LVDS-, CML-, LVPECL-compatible)
  • Fully integrated PLL, configurable loop bandwidth: 100kHz to 3MHz
  • Single or mixed supply operation for level translation: 1.8V, 2.5V and 3.3V
  • Configurable GPIOs
    • Status signals
    • Up to four individual output enables
    • Output divider synchronization
  • Flexible configuration options
    • I2C-compatible interface: up to 400kHz
    • Integrated EEPROM with two pages and external select pin
  • Only supports 100Ω systems
  • Industrial temperature range: –40°C to 85°C
  • Small footprint: 24-pin VQFN (4mm × 4mm)

The CDCI6214 device is an ultra-low power clock generator. The device selects between two independent reference inputs to a phase-locked loop and generates up to four different frequencies on configurable differential output channels and also a copy of the reference clock on a LVCMOS output channel.

Each of the four output channels has a configurable integer divider. Together with the output muxes, this allows up to five different frequencies. Clock distribution dividers are reset in a deterministic way for clean clock gating and glitch-less update capability. Flexible power-down options allow to optimize the device for lowest power consumption in active and standby operation. Typically four 156.25MHz LVDS outputs consume 150mW at 1.8V. Typical RMS jitter of 386fs for 100MHz HCSL output enhances system margin for PCIe applications.

The CDCI6214 is configured using internal registers that are accessed by an I2C-compatible serial interface and internal EEPROM.

The CDCI6214 enables high-performance clock trees from a single reference at ultra-low power with a small footprint. The factory- and user-programmable EEPROM of the CDCI6214 is designed as an easy-to-use, instant-on clocking feature with low power consumption.

The CDCI6214 device is an ultra-low power clock generator. The device selects between two independent reference inputs to a phase-locked loop and generates up to four different frequencies on configurable differential output channels and also a copy of the reference clock on a LVCMOS output channel.

Each of the four output channels has a configurable integer divider. Together with the output muxes, this allows up to five different frequencies. Clock distribution dividers are reset in a deterministic way for clean clock gating and glitch-less update capability. Flexible power-down options allow to optimize the device for lowest power consumption in active and standby operation. Typically four 156.25MHz LVDS outputs consume 150mW at 1.8V. Typical RMS jitter of 386fs for 100MHz HCSL output enhances system margin for PCIe applications.

The CDCI6214 is configured using internal registers that are accessed by an I2C-compatible serial interface and internal EEPROM.

The CDCI6214 enables high-performance clock trees from a single reference at ultra-low power with a small footprint. The factory- and user-programmable EEPROM of the CDCI6214 is designed as an easy-to-use, instant-on clocking feature with low power consumption.

Herunterladen

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 1
Typ Titel Datum
* Data sheet CDCI6214 Ultra-Low Power Clock Generator With PCIe Support, Four Programmable Outputs and EEPROM datasheet (Rev. F) PDF | HTML 31 Jan 2024

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort