Inicio Relojes y sincronización Búferes de reloj
Inicio
Relojes y sincronización
Búferes de reloj

LMK00804B

ACTIVO

Búfer de salida del ventilador de 1 a 4 multiplexores diferenciales/LVCMOS a LVCMOS/TTL de desviació

Haga su pedido ahora
Hoja de datos

LMK00804B

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Level translator, Single-ended Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 350 Number of outputs 4 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Core supply voltage (V) 3.3 Output skew (ps) 35 Features Level translation, Pin control Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS, LVTTL Input type HCSL, LVCMOS, LVDS, LVPECL, LVTTL
Function Level translator, Single-ended Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 350 Number of outputs 4 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Core supply voltage (V) 3.3 Output skew (ps) 35 Features Level translation, Pin control Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS, LVTTL Input type HCSL, LVCMOS, LVDS, LVPECL, LVTTL
TSSOP (PW) 16 32 mm² 5 x 6.4
  • Four LVCMOS/LVTTL Outputs with 7 Ω Output
    Impedance
    • Additive Jitter: 0.04 ps RMS (typ) @ 125 MHz
    • Noise Floor: –166 dBc/Hz (typ) @ 125 MHz
    • Output Frequency: 350 MHz (max)
    • Output Skew: 35 ps (max)
    • Part-to-Part Skew: 700 ps (max)
  • Two Selectable Inputs
    • CLK, nCLK Pair Accepts LVPECL, LVDS,
      HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL
    • LVCMOS_CLK Accepts LVCMOS/LVTTL
  • Synchronous Clock Enable
  • Core/Output Power Supplies:
    • 3.3 V/3.3 V
    • 3.3 V/2.5 V
    • 3.3 V/1.8 V
    • 3.3 V/1.5 V
  • Package: 16-Lead TSSOP
  • Industrial Temperature Range: –40ºC to +85ºC
  • Four LVCMOS/LVTTL Outputs with 7 Ω Output
    Impedance
    • Additive Jitter: 0.04 ps RMS (typ) @ 125 MHz
    • Noise Floor: –166 dBc/Hz (typ) @ 125 MHz
    • Output Frequency: 350 MHz (max)
    • Output Skew: 35 ps (max)
    • Part-to-Part Skew: 700 ps (max)
  • Two Selectable Inputs
    • CLK, nCLK Pair Accepts LVPECL, LVDS,
      HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL
    • LVCMOS_CLK Accepts LVCMOS/LVTTL
  • Synchronous Clock Enable
  • Core/Output Power Supplies:
    • 3.3 V/3.3 V
    • 3.3 V/2.5 V
    • 3.3 V/1.8 V
    • 3.3 V/1.5 V
  • Package: 16-Lead TSSOP
  • Industrial Temperature Range: –40ºC to +85ºC

The LMK00804B is a low skew, high performance clock fanout buffer which can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

See also Device Comparison Table for descriptions of CDCLVC1310 and LMK00725 parts.

The LMK00804B is a low skew, high performance clock fanout buffer which can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

See also Device Comparison Table for descriptions of CDCLVC1310 and LMK00725 parts.
open-in-new Buscar otro/a Búferes de reloj
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 2
Tipo Título Fecha
* Data sheet LMK00804B Low Skew, 1-to-4 Multiplexed Differential/LVCMOS-to-LVCMOS/TTL Fanout Buffer datasheet (Rev. A) PDF | HTML 07 jul 2014
EVM User's guide LMK00804BEVM User’s Guide 27 jun 2014

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

LMK00804B-Q1EVM — Placa de evaluación de búfer de salida de ventilador LVCMOS a LVCMOS/ diferencial de baja fluctuació

The LMK00804B-Q1 is a low skew, high performance clock fan-out buffer, which distributes up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels).  The clocks are derived from one of two selectable inputs, which can accept differential or single-ended input signals. The (...)
Guía del usuario: PDF
No disponible en TI.com
Placa de evaluación

LMK00804BEVM — Placa de evaluación LMK00804BEVM de búfer de salida de ventilador LVCMOS a LVCMOS/diferencial de baj

The LMK00804B is a low skew, high performance clock fanout buffer, which distributes up to four LVCMOS/LVTTL outputs (3.3V, 2.5V, 1.8V, or 1.5V levels).  The clocks are derived from one of two selectable inputs, which can accept differential or single-ended input signals. This evaluation (...)

Guía del usuario: PDF
No disponible en TI.com
Placa de evaluación

MMWCAS-RF-EVM — Módulo de evaluación RF de radar de imágenes en cascada mmWave

The MMWCAS-RF evaluation module (EVM) is a sensing solution from TI implementing a four-device cascaded array of AWR1243 or AWR2243 devices. In this cascaded radar configuration, a single master device distributes a 20-GHz local-oscillator (LO) signal between all four devices, allowing these four (...)
Guía del usuario: PDF | HTML
No disponible en TI.com
Modelo de simulación

LMK00804B IBIS Model (Rev. A)

SNAM166A.ZIP (55 KB) - IBIS Model
Descargar
Herramienta de diseño

CLOCK-TREE-ARCHITECT — Software de programación de diseño de árbol de reloj

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Diseñar ahora
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Diseños de referencia

TIDA-01056 — Diseño de referencia DAQ de 1 MSPS de 20 bits que optimiza la eficiencia de la fuente de alimentació

This reference design for high performance data acquisition (DAQ) systems optimizes power stage in order to reduce power consumption and minimize the effect of EMI from switching regulator by using LMS3635-Q1 buck converter.  This reference designs yields 7.2% efficiency improvement at most (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01054 — Diseño de referencia de potencia multicarril para eliminar los efectos EMI en sistemas DAQ de alto r

The TIDA-01054 reference design helps eliminate the performance degrading effects of EMI on Data Acquisition (DAQ) systems greater than 16 bits with the help of the LM53635 buck converter. The buck converter enables the designer to place power solutions close to the signal path without the (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01013 — Diseño de referencia de interfaz analógica de baja potencia y bajo ruido 24b para sistemas DAQ y sen

The need for lower power, lower noise analog front-ends (AFE) is becoming increasingly important in many applications today, such as data acquisition systems (DAQs), field instrumentation, Internet-of-Things (IoT), and automatic test equipment. In many cases, this need is highlighted by the advent (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01055 — Diseño de referencia de optimización de búfer de referencia de tensión ADC para sistemas DAQ de alto

The TIDA-01055 reference design for high performance DAQ Systems optimizes the ADC reference buffer to improve SNR performance and reduce power consumption with the TI OPA837 high-speed op amp. This device is used in a composite buffer configuration and provides a 22% power improvement over (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01057 — Diseño de referencia que maximiza el rango dinámico de señal para entrada diferencial real de 10 Vpp

This reference design is designed for high performance data acquisition(DAQ) systems to improve the dynamic range of 20 bit differential input ADCs. Many DAQ systems require the measurement capability at a wide FSR (Full Scale Range) in order to obtain sufficient signal dynamic range. Many earlier (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01051 — Diseño de referencia que optimiza la utilización de FPGA y la producción de datos para equipos de pr

The TIDA-01051 reference design is used to demonstrate optimized channel density, integration, power consumption, clock distribution and signal chain performance of very high channel count data acquisition (DAQ) systems such as those used in automatic test equipment (ATE). Using serializers, such (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01050 — Diseño de referencia del sistema DAQ de interfaz analógica optimizado para convertidores de datos SA

The TIDA-01050 reference design aims to improve the integration, power consumption, performance, and clocking issues typically associated with automatic test equipment. This design is applicable to any ATE system but most applicable to systems requiring a large number of input channels.
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01052 — Diseño de referencia de controlador ADC que mejora la THD a escala completa mediante alimentación ne

The TIDA-01052 reference design aims to highlight system performance increases seen using a negative voltage rail on the analog front end driver amplifiers rather than ground. This concept is relative to all analog front ends, however this design is aimed specifically at automatic test equipment.
Design guide: PDF
Esquema: PDF
Paquete Pasadores Descargar
TSSOP (PW) 16 Ver opciones
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos