Inicio Amplificadores Amplificadores operacionales (op amps) Amplificadores operacionales de alta velocidad (GBW ≥ 50 MHz)
Inicio
Amplificadores
Amplificadores operacionales (op amps)
Amplificadores operacionales de alta velocidad (GBW ≥ 50 MHz)

THS4281

ACTIVO

Amplificador operacional de retroalimentación de tensión de potencia muy baja, entrada y salida de c

Haga su pedido ahora
Hoja de datos

Se encuentra disponible una versión más nueva de este producto

open-in-new Comparar alternativas
Pin por pin con la misma funcionalidad que el dispositivo comparado
NUEVO OPA863A ACTIVO Amplificador monocanal, de alta precisión, bajo consumo, 105 MHz, 12 V, retroalimentación de tensión Lower Iq (0.75 mA), lower noise (5.9 nV/√Hz) and higher precision (95 uV/C)

THS4281

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Architecture Voltage FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.7 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 16.5 GBW (typ) (MHz) 50 BW at Acl (MHz) 95 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 35 Vn at flatband (typ) (nV√Hz) 12.5 Vn at 1 kHz (typ) (nV√Hz) 12.5 Iq per channel (typ) (mA) 0.8 Vos (offset voltage at 25°C) (max) (mV) 2.5 Rail-to-rail In, Out Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 107 Input bias current (max) (pA) 800000 Offset drift (typ) (µV/°C) 7 Iout (typ) (mA) 30 2nd harmonic (dBc) 69 3rd harmonic (dBc) 76 Frequency of harmonic distortion measurement (MHz) 1
Architecture Voltage FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.7 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 16.5 GBW (typ) (MHz) 50 BW at Acl (MHz) 95 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 35 Vn at flatband (typ) (nV√Hz) 12.5 Vn at 1 kHz (typ) (nV√Hz) 12.5 Iq per channel (typ) (mA) 0.8 Vos (offset voltage at 25°C) (max) (mV) 2.5 Rail-to-rail In, Out Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 107 Input bias current (max) (pA) 800000 Offset drift (typ) (µV/°C) 7 Iout (typ) (mA) 30 2nd harmonic (dBc) 69 3rd harmonic (dBc) 76 Frequency of harmonic distortion measurement (MHz) 1
SOIC (D) 8 29.4 mm² 4.9 x 6 SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Very Low Quiescent Current: 750 µA (at 5 V)
  • Rail-to-Rail Input and Output:
    • Common-Mode Input Voltage Extends
      400 mV Beyond the Rails
    • Output Swings Within 150 mV From the Rails
  • Wide –3-dB Bandwidth at 5 V:
    • 90 MHz at Gain = +1, 40 MHz at Gain = +2
  • High Slew Rate: 35 V/µs
  • Fast Settling Time (2-V Step):
    • 78 ns to 0.1%
    • 150 ns to 0.01%
  • Low Distortion at Gain = +2, VO = 2-VPP, 5 V:
    • –91 dBc at 100 kHz, –67 dBc at 1 MHz
  • Input Offset Voltage: 2.5 mV (Max at +25°C)
  • Output Current > 30 mA (10-Ω Load, 5 V)
  • Low Voltage Noise of 12.5 nV/√Hz
  • Supply Voltages: +2.7 V, 3 V, +5 V, ±5 V, +15 V
  • Packages: SOT23, MSOP, and SOIC
  • APPLICATIONS
    • Portable/Battery-Powered Applications
    • High Channel Count Systems
    • ADC Buffer
    • Active Filters
    • Current Sensing

All other trademarks are the property of their respective owners.

  • Very Low Quiescent Current: 750 µA (at 5 V)
  • Rail-to-Rail Input and Output:
    • Common-Mode Input Voltage Extends
      400 mV Beyond the Rails
    • Output Swings Within 150 mV From the Rails
  • Wide –3-dB Bandwidth at 5 V:
    • 90 MHz at Gain = +1, 40 MHz at Gain = +2
  • High Slew Rate: 35 V/µs
  • Fast Settling Time (2-V Step):
    • 78 ns to 0.1%
    • 150 ns to 0.01%
  • Low Distortion at Gain = +2, VO = 2-VPP, 5 V:
    • –91 dBc at 100 kHz, –67 dBc at 1 MHz
  • Input Offset Voltage: 2.5 mV (Max at +25°C)
  • Output Current > 30 mA (10-Ω Load, 5 V)
  • Low Voltage Noise of 12.5 nV/√Hz
  • Supply Voltages: +2.7 V, 3 V, +5 V, ±5 V, +15 V
  • Packages: SOT23, MSOP, and SOIC
  • APPLICATIONS
    • Portable/Battery-Powered Applications
    • High Channel Count Systems
    • ADC Buffer
    • Active Filters
    • Current Sensing

All other trademarks are the property of their respective owners.

Fabricated using the BiCom-II process, the THS4281 is a low-power, rail-to-rail input and output, voltage-feedback operational amplifier designed to operate over a wide power-supply range of 2.7-V to 15-V single supply, and ±1.35-V to ±7.5-V dual supply. Consuming only 750 µA with a unity gain bandwidth of 90 MHz and a high 35-V/µs slew rate, the THS4281 allows portable or other power-sensitive applications to realize high performance with minimal power. To ensure long battery life in portable applications, the quiescent current is trimmed to be less than 900 µA at +25°C, and 1 mA from –40°C to +85°C.

The THS4281 is a true single-supply amplifier with a specified common-mode input range of 400 mV beyond the rails. This allows for high-side current sensing applications without phase reversal concerns. Its output swings to within 40 mV from the rails with 10-kΩ loads, and 150 mV from the rails with 1-kΩ loads.

The THS4281 has a good 0.1% settling time of 78 ns, and 0.01% settling time of 150 ns. The low THD of –87 dBc at 100 kHz, coupled with a maximum offset voltage of less than 2.5 mV, makes the THS4281 a good match for high-resolution ADCs sampling less than 2 MSPS.

The THS4281 is offered in a space-saving SOT23-5 package, a small MSOP-8 package, and the industry standard SOIC-8 package.

Fabricated using the BiCom-II process, the THS4281 is a low-power, rail-to-rail input and output, voltage-feedback operational amplifier designed to operate over a wide power-supply range of 2.7-V to 15-V single supply, and ±1.35-V to ±7.5-V dual supply. Consuming only 750 µA with a unity gain bandwidth of 90 MHz and a high 35-V/µs slew rate, the THS4281 allows portable or other power-sensitive applications to realize high performance with minimal power. To ensure long battery life in portable applications, the quiescent current is trimmed to be less than 900 µA at +25°C, and 1 mA from –40°C to +85°C.

The THS4281 is a true single-supply amplifier with a specified common-mode input range of 400 mV beyond the rails. This allows for high-side current sensing applications without phase reversal concerns. Its output swings to within 40 mV from the rails with 10-kΩ loads, and 150 mV from the rails with 1-kΩ loads.

The THS4281 has a good 0.1% settling time of 78 ns, and 0.01% settling time of 150 ns. The low THD of –87 dBc at 100 kHz, coupled with a maximum offset voltage of less than 2.5 mV, makes the THS4281 a good match for high-resolution ADCs sampling less than 2 MSPS.

The THS4281 is offered in a space-saving SOT23-5 package, a small MSOP-8 package, and the industry standard SOIC-8 package.
filter Buscar otro/a Amplificadores operacionales de alta velocidad (GBW ≥ 50 MHz)
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 8
Tipo Título Fecha
* Data sheet THS4281 Very Low-Power, High-Speed, Rail-to-Rail Input and Output Voltage-Feedback Operational Amplifier datasheet (Rev. B) PDF | HTML 30 oct 2015
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 mar 2017
White paper Voltage-reference impact on total harmonic distortion 01 ago 2016
Technical article When to use an amplifier with rail-to-rail inputs – and what to watch out for PDF | HTML 30 jun 2016
Application note Low Power Input and Reference Driver Circuit for ADS8318 and ADS8319 24 jun 2009
Analog Design Journal Designing for low distortion with high-speed op amps 02 mar 2005
Application note Noise Analysis for High Speed Op Amps (Rev. A) 17 ene 2005
Application note Voltage Feedback vs. Current Feedback Op Amps 30 nov 1998

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

THS4281 PSpice Model (Rev. B)

SLOC047B.ZIP (54 KB) - PSpice Model
Descargar
Modelo de simulación

THS4281 TINA-TI Reference Design

SLOM442.TSC (67 KB) - TINA-TI Reference Design
Descargar
Modelo de simulación

THS4281 TINA-TI Spice Model

SLOM443.ZIP (14 KB) - TINA-TI Spice Model
Descargar
Herramienta de cálculo

ANALOG-ENGINEER-CALC — Calculadora para ingenieros analógicos

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Ver opciones
Herramienta de cálculo

VOLT-DIVIDER-CALC — Voltage divider calculation tool

<
Diseñar ahora
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Guía del usuario: PDF
Ver opciones
Diseños de referencia

TIPD149 — Diseño de referencia de bloque de adquisición de datos de potencia optimizada, 16 bits y 1 Msps para

This TI Verified Design is the realization of a high precision, 16-bit 1MSPS data acquisition system suitable for applications such as digital audio that require front-ends with very low distortion and noise. The circuit uses a high performance Successive Approximation Register Analog to Digital (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIPD115 — Diseño de referencia de adquisición de datos de 18 bits y 1 Msps optimizada para la distorsión más b

This verified design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC, ADS8881 at a throughput of 1MSPS. This design has been optimized to provide the lowest noise & distortion solution for a full scale input sinewave of 10 KHz. This leads to a maximum possible value (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIPD173 — Diseño de referencia de adquisición de datos de 16 bits y 1 MSPS para aplicaciones multiplexadas de

This TI Precision Verified Design details a systematic design methodology for a 16 bit, 1MSPS, single-ended data acquisition (DAQ) block optimized to achieve excellent settling time, power consumption, static performance and dynamic performance for multiplexed applications.  The design (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIPD113 — Diseño de referencia de adquisición de datos para CA de 10 kHz, 35 mW, 18 bits y 1 Msps

This verified design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC, ADS8881 at a throughput of 1MSPS. This design has been optimized to provide the lowest power solution for a full scale input sine wave of 10 KHz. At a total power consumption of less than 35mW, this (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIPD112 — Diseño de referencia de adquisición de datos para entradas MUX y paso, de 18 bits y respuesta a esca

This verified design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC, ADS8881 at a throughput of 1MSPS. This design has been optimized to provide 18-bit settling performance for a Full Scale Step Input signal, thus leading to excellent system linearity. Such an input (...)
Guía del usuario: PDF
Esquema: PDF
Diseños de referencia

TIPD169 — Diseño de referencia de adquisición de datos multiplexados de 16 bits y 1 MSPS

This design is for a 16-bit 1MSPS single-ended, multiplexed data acquisition system (DAQ) for dc inputs. The system is composed of a 16-bit successive-approximation-register (SAR) analog-to-digital converter (ADC), SAR ADC driver, reference driver, and multiplexer. The design shows the process to (...)
Design guide: PDF
Esquema: PDF
Paquete Pasadores Descargar
SOIC (D) 8 Ver opciones
SOT-23 (DBV) 5 Ver opciones
VSSOP (DGK) 8 Ver opciones
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos