제품 상세 정보

Sample rate (max) (Msps) 1000, 2000 Resolution (Bits) 10 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2800 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2770 Architecture Folding Interpolating SNR (dB) 57 ENOB (bit) 9.1 SFDR (dB) 70 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 1000, 2000 Resolution (Bits) 10 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2800 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2770 Architecture Folding Interpolating SNR (dB) 57 ENOB (bit) 9.1 SFDR (dB) 70 Operating temperature range (°C) -40 to 85 Input buffer Yes
PBGA (NXA) 292 729 mm² 27 x 27
  • Excellent Accuracy and Dynamic Performance
  • Pin Compatible with ADC12D1000/1600/1800
  • Low Power Consumption, Further Reduced at Lower Fs
  • Internally Terminated, Buffered, Differential Analog Inputs
  • R/W SPI Interface for Extended Control Mode
  • Dual-Edge Sampling Mode, in Which the I- and Q-channels Sample One Input at Twice the Sampling Clock Rate
  • Test Patterns at Output for System Debug
  • Programmable 15-bit Gain and 12-bit Plus Sign Offset
  • Programmable tAD Adjust Feature
  • 1:1 Non-demuxed or 1:2 Demuxed LVDS Outputs
  • AutoSync Feature for Multi-Chip Systems
  • Single 1.9V ± 0.1V Power Supply
  • 292-Ball BGA Package (27mm x 27mm x 2.4mm with 1.27mm Ball-Pitch); No Heat Sink Required

All trademarks are the property of their respective owners.

  • Excellent Accuracy and Dynamic Performance
  • Pin Compatible with ADC12D1000/1600/1800
  • Low Power Consumption, Further Reduced at Lower Fs
  • Internally Terminated, Buffered, Differential Analog Inputs
  • R/W SPI Interface for Extended Control Mode
  • Dual-Edge Sampling Mode, in Which the I- and Q-channels Sample One Input at Twice the Sampling Clock Rate
  • Test Patterns at Output for System Debug
  • Programmable 15-bit Gain and 12-bit Plus Sign Offset
  • Programmable tAD Adjust Feature
  • 1:1 Non-demuxed or 1:2 Demuxed LVDS Outputs
  • AutoSync Feature for Multi-Chip Systems
  • Single 1.9V ± 0.1V Power Supply
  • 292-Ball BGA Package (27mm x 27mm x 2.4mm with 1.27mm Ball-Pitch); No Heat Sink Required

All trademarks are the property of their respective owners.

The ADC10D1000/1500 is the latest advance in TI's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.

The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18 Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is specified to have no missing codes over the full operating temperature range.

Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.

The ADC10D1000/1500 is the latest advance in TI's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.

The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18 Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is specified to have no missing codes over the full operating temperature range.

Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기7
유형 직함 날짜
* Data sheet ADC10D1000/1500 Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS ADC datasheet (Rev. Q) 2013/03/15
Application note AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) 2017/02/03
Application note Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigat 2013/12/09
Application note AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C) 2013/05/01
User guide Schematic and Layout Recommendations for the GSPS ADC 2013/04/29
Application note AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 2013/04/26
Application note From Sample Instant to Data Output: Understanding Latency in the GSPS ADC 2012/12/18

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

ADC-LD-BB — ADC 저왜곡 발룬 보드

One ADC-LD-BB board is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)

사용 설명서: PDF
TI.com에서 구매할 수 없습니다
지원 소프트웨어

WAVEVISION5 WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어

제품
고속 ADC(≥10 MSPS)
ADC08D1020 8비트, 듀얼 1.0GSPS 또는 싱글 2.0GSPS 아날로그-디지털 컨버터(ADC) ADC08D1520 8비트, 듀얼 1.5GSPS 또는 싱글 3.0GSPS 아날로그-디지털 컨버터(ADC) ADC10D1000 10비트, 듀얼 1.0GSPS 또는 싱글 2.0GSPS 아날로그-디지털 컨버터(ADC) ADC10D1500 10비트, 듀얼 1.5GSPS 또는 싱글 3.0GSPS 아날로그-디지털 컨버터(ADC) ADC10DV200 듀얼 채널, 10비트, 200MSPS 아날로그-디지털 컨버터(ADC) ADC12D1000 12비트, 듀얼 1.0GSPS 또는 싱글 2.0GSPS 아날로그-디지털 컨버터(ADC) ADC12D1000RF 12비트, 듀얼 1.0GSPS 또는 싱글 2.0GSPS, RF 샘플링 아날로그-디지털 컨버터(ADC) ADC12D1600 12비트, 듀얼 1.6GSPS 또는 싱글 3.2GSPS 아날로그-디지털 컨버터(ADC) ADC12D1600RF 12비트, 듀얼 1.6GSPS 또는 싱글 3.2GSPS, RF 샘플링 아날로그-디지털 컨버터(ADC) ADC12D1800 12비트, 듀얼 1.8GSPS 또는 싱글 3.6GSPS 아날로그-디지털 컨버터(ADC) ADC12D1800RF 12비트, 듀얼 1.8GSPS 또는 싱글 3.6GSPS, RF 샘플링 아날로그-디지털 컨버터(ADC) ADC12D500RF 12비트, 듀얼 500MSPS 또는 싱글 1.0GSPS, RF 샘플링 아날로그-디지털 컨버터(ADC) ADC12D800RF 12비트, 듀얼 800MSPS 또는 싱글 1.6GSPS, RF 샘플링 아날로그-디지털 컨버터(ADC) ADC14DC080 듀얼 채널, 14비트, 80MSPS, 1.0GHz 입력 대역폭 아날로그-디지털 컨버터(ADC) ADC16DV160 듀얼 채널, 16비트, 160MSPS 아날로그-디지털 컨버터(ADC) ADC16V130 16비트, 130MSPS, 아날로그-디지털 컨버터(ADC)
하드웨어 개발
평가 보드
ADC08D1520RB ADC08D1520RB: 저전력, 8비트, 듀얼 1.5GSPS 또는 싱글 3.0GSPS A/D 컨버터 레퍼런스 보드 ADC12D1600RB 12비트, 듀얼 1.6/1.8GSPS 또는 싱글 3.2/3.6GSPS ADC 레퍼런스 보드 ADC16DV160HFEB ADC16DV160HFEB 평가 보드 LM98640CVAL 듀얼 채널, 14비트, 40MSPS 아날로그 프론트 엔드, LVDS 출력 포함 WAVEVSN-BRD-5.1 WaveVision 5 데이터 캡처 보드 버전 5.1
소프트웨어
애플리케이션 소프트웨어 및 프레임워크
WAVEVISION5 데이터 수집 및 분석 소프트웨어
시뮬레이션 모델

ADC10D1000 IBIS Model

SNAM011.ZIP (83 KB) - IBIS Model
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
레퍼런스 디자인

TIDA-00113 — 고대역폭 애플리케이션에서 싱글 채널 또는 듀얼 채널 모드로 GSPS ADC 구동

This design is intended to help the system designer in understanding tradeoffs and optimizing implementation for driving the Giga-Sample-Per-Second ADC with balun configurations for wideband applications.  The tradeoffs considered include balun construction, insertion loss, dynamic (...)
Design guide: PDF
회로도: PDF
패키지 다운로드
PBGA (NXA) 292 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상