DS90UR904Q-Q1

現行

10 - 43MHz 18 位元彩色 FPD-Link II 解串器

產品詳細資料

Function Deserializer Color depth (bps) 18 Input compatibility FPD-Link LVDS Output compatibility LVCMOS Features I2C Config Applications In-vehicle Infotainment (IVI) EMI reduction BIST Diagnostics I2C Bus Rating Automotive Operating temperature range (°C) -40 to 105
Function Deserializer Color depth (bps) 18 Input compatibility FPD-Link LVDS Output compatibility LVCMOS Features I2C Config Applications In-vehicle Infotainment (IVI) EMI reduction BIST Diagnostics I2C Bus Rating Automotive Operating temperature range (°C) -40 to 105
WQFN (RHS) 48 49 mm² 7 x 7
  • 10 MHz to 43 MHz Input PCLK Support
  • 210 Mbps to 903 Mbps Data Throughput
  • Single Differential Pair Interconnect
  • Embedded Clock with DC Balanced Coding to
    Support AC-coupled Interconnects
  • Capable to Drive up to 10 meters Shielded
    Twisted-Pair
  • I2C Compatible Serial Interface
    for Device Configuration
  • Single Hardware Device Addressing Pin
  • LOCK Output Reporting Pin to Validate Link
    Integrity
  • Integrated Termination Resistors
  • 1.8V- or 3.3V-compatible Parallel Bus Interface
  • Single Power Supply at 1.8V
  • ISO 10605 ESD and IEC 61000-4-2 ESD Compliant
  • Automotive Grade Product: AEC-Q100 Grade 2 Qualified
  • Temperature Range −40°C to +105°C
  • No Reference Clock Required on Deserializer
  • Programmable Receive Equalization
  • EMI/EMC Mitigation
    • DES Programmable Spread Spectrum (SSCG) outputs
    • DES Receiver Staggered Outputs
  • 10 MHz to 43 MHz Input PCLK Support
  • 210 Mbps to 903 Mbps Data Throughput
  • Single Differential Pair Interconnect
  • Embedded Clock with DC Balanced Coding to
    Support AC-coupled Interconnects
  • Capable to Drive up to 10 meters Shielded
    Twisted-Pair
  • I2C Compatible Serial Interface
    for Device Configuration
  • Single Hardware Device Addressing Pin
  • LOCK Output Reporting Pin to Validate Link
    Integrity
  • Integrated Termination Resistors
  • 1.8V- or 3.3V-compatible Parallel Bus Interface
  • Single Power Supply at 1.8V
  • ISO 10605 ESD and IEC 61000-4-2 ESD Compliant
  • Automotive Grade Product: AEC-Q100 Grade 2 Qualified
  • Temperature Range −40°C to +105°C
  • No Reference Clock Required on Deserializer
  • Programmable Receive Equalization
  • EMI/EMC Mitigation
    • DES Programmable Spread Spectrum (SSCG) outputs
    • DES Receiver Staggered Outputs

The DS90UR903Q/DS90UR904Q chipset offers a FPD-Link II interface with a high-speed forward channel for data transmission over a single differential pair. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE). The serializer converts 21 bit data over a single high-speed serial stream. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

The Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The Serializer is offered in a 40-pin WQFN package and the Deserializer is offered in a 48-pin WQFN package.

The DS90UR903Q/DS90UR904Q chipset offers a FPD-Link II interface with a high-speed forward channel for data transmission over a single differential pair. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE). The serializer converts 21 bit data over a single high-speed serial stream. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

The Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The Serializer is offered in a 40-pin WQFN package and the Deserializer is offered in a 48-pin WQFN package.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet DS90UR903Q/DS90UR904Q 10 - 43MHz 18 Bit Color FPD-Link II Serializer and Deserializer datasheet (Rev. C) PDF | HTML 2014年 7月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

DS90UR904Q IBIS Model

SNLM121.ZIP (147 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
WQFN (RHS) 48 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片