產品詳細資料

Number of channels 4 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 44 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 5 Rail-to-rail No GBW (typ) (MHz) 4 Slew rate (typ) (V/µs) 13 Vos (offset voltage at 25°C) (max) (mV) 5 Iq per channel (typ) (mA) 1.8 Vn at 1 kHz (typ) (nV√Hz) 20 Rating Military Operating temperature range (°C) -55 to 125 Offset drift (typ) (µV/°C) 30 Input bias current (max) (pA) 200 CMRR (typ) (dB) 100 Iout (typ) (A) 0.03 Architecture FET Input common mode headroom (to negative supply) (typ) (V) 3 Input common mode headroom (to positive supply) (typ) (V) 0 Output swing headroom (to negative supply) (typ) (V) 1.5 Output swing headroom (to positive supply) (typ) (V) -1.5
Number of channels 4 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 44 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 5 Rail-to-rail No GBW (typ) (MHz) 4 Slew rate (typ) (V/µs) 13 Vos (offset voltage at 25°C) (max) (mV) 5 Iq per channel (typ) (mA) 1.8 Vn at 1 kHz (typ) (nV√Hz) 20 Rating Military Operating temperature range (°C) -55 to 125 Offset drift (typ) (µV/°C) 30 Input bias current (max) (pA) 200 CMRR (typ) (dB) 100 Iout (typ) (A) 0.03 Architecture FET Input common mode headroom (to negative supply) (typ) (V) 3 Input common mode headroom (to positive supply) (typ) (V) 0 Output swing headroom (to negative supply) (typ) (V) 1.5 Output swing headroom (to positive supply) (typ) (V) -1.5
CDIP (J) 14 130.4652 mm² 19.56 x 6.67
  • Internally Trimmed Offset Voltage: 5 mV Max
  • Low Input Bias Current: 50 pA Typ.
  • Low Input Noise Current: 0.01 pA/√Hz Typ.
  • Wide Gain Bandwidth: 4 MHz Typ.
  • High Slew Rate: 13 V/μs Typ.
  • Low Supply Current: 7.2 mA Typ.
  • High Input Impedance: 1012Ω Typ.
  • Low Total Harmonic Distortion:
    • AV = 10, RL = 10KΩ, VO = 20VP-P
    • BW = 20Hz — 20KHz ≤0.02% Typ.
  • Low 1/f Noise Corner: 50 Hz Typ.
  • Fast Settling Time to 0.01%: 2 μs Typ.

BI-FET is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

  • Internally Trimmed Offset Voltage: 5 mV Max
  • Low Input Bias Current: 50 pA Typ.
  • Low Input Noise Current: 0.01 pA/√Hz Typ.
  • Wide Gain Bandwidth: 4 MHz Typ.
  • High Slew Rate: 13 V/μs Typ.
  • Low Supply Current: 7.2 mA Typ.
  • High Input Impedance: 1012Ω Typ.
  • Low Total Harmonic Distortion:
    • AV = 10, RL = 10KΩ, VO = 20VP-P
    • BW = 20Hz — 20KHz ≤0.02% Typ.
  • Low 1/f Noise Corner: 50 Hz Typ.
  • Fast Settling Time to 0.01%: 2 μs Typ.

BI-FET is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet LF147JAN Wide Bandwidth Quad JFET Input Operational Amplifier datasheet (Rev. A) 2013年 3月 20日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

計算工具

ANALOG-ENGINEER-CALC — 類比工程師計算機

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
設計工具

CIRCUIT060013 — 具有 T 網路回饋電路的反相放大器

此設計可反轉輸入訊號 VIN,並使用 1000 V/V 或 60 dB 訊號增益。具有 T 回饋網路的反相放大器可在沒有較小 R4 值或超大回饋電阻器值的情況下獲得高增益。
設計工具

CIRCUIT060015 — 可調式參考電壓電路

此電路結合反相及非反相放大器,讓參考電壓可從負輸入電壓向上調整至輸入電壓。可加入增益以提高最大負參考位準。
設計工具

CIRCUIT060074 — 具有比較器電路的高壓側電流感測

此高壓側電流感測解決方案使用一個具有軌對軌輸入共模範圍的比較器,若負載電流上升到 1 A 以上,便在比較器輸出 (COMP OUT) 建立過電流警示 (OC 警示) 訊號。此實作中的 OC 訊號為低電位作動。因此當超過 1-A 閾值時,比較器輸出會變低。實作磁滯後會在負載電流降低至 0.5 A (減少 50%) 時,讓 OC-Alert 返回邏輯高狀態。此電路利用開漏輸出比較器,為控制數位邏輯輸入針腳而進行電平轉換輸出高邏輯電平。對於需要驅動 MOSFET 開關閘極的應用,建議使用具推挽輸出的比較器。
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
CDIP (J) 14 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片