Ultra-low jitter BAW VCO based Wireless clocks
- 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
- 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz
Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)
- Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
- < 1-ppt DCO frequency adjustment step size
Two differential or single-ended DPLL inputs
- 1-Hz (1-PPS) to 800-MHz input frequency
- Digital holdover and hitless switching
16 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
- Up to 20 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 14 differential outputs
- 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
- PCIe Gen 1 to 6 compliant
I2C, 3-wire SPI, or 4-wire SPI interface
Ambient operating temperature: –40°C to 85°C

Ultra-low jitter BAW VCO based Wireless clocks
- 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
- 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz
Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)
- Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
- < 1-ppt DCO frequency adjustment step size
Two differential or single-ended DPLL inputs
- 1-Hz (1-PPS) to 800-MHz input frequency
- Digital holdover and hitless switching
16 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
- Up to 20 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 14 differential outputs
- 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
- PCIe Gen 1 to 6 compliant
I2C, 3-wire SPI, or 4-wire SPI interface
Ambient operating temperature: –40°C to 85°C

The LMK5C33216AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33216AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

The LMK5C33216AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33216AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

open-in-new

尋找其它時鐘抖動清除器及同步器

下載觀看有字幕稿的影片影片

技術文件

star

=TI 所選的此產品重要文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 1

	類型	標題		日期
*	Data sheet	LMK5C33216AS1 Network Synchronizer With JED204B/JED204C and BAW VCO for Wireless Communications datasheet	PDF \| HTML	2024年 1月 9日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)

要求

封裝	引腳	下載
VQFN (RGC)	64	檢視選項

適用 TI 的評估品項標準條款與條件。

LMK5C33216AS1

Three DPLL, three APLL, two-input and 16-output network synchronizer with BAW VCO IEEE-1588 support

LMK5C33216AS1

產品詳細資料

技術文件

設計與開發

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

影片系列

影片