PCI2250

現行

32 位元 33-MHz PCI 至 PCI 橋接器、精簡 PCI 熱插拔 4 主站

產品詳細資料

Type Bridge Protocols PCIe Applications PCIe Number of channels 3 Speed (max) (Gbps) 0.033 Supply voltage (V) 3.3, 5 Rating Catalog Operating temperature range (°C) 0 to 70
Type Bridge Protocols PCIe Applications PCIe Number of channels 3 Speed (max) (Gbps) 0.033 Supply voltage (V) 3.3, 5 Rating Catalog Operating temperature range (°C) 0 to 70
LQFP (PGF) 176 676 mm² 26 x 26 QFP (PCM) 160 973.44 mm² 31.2 x 31.2
  • Configurable for PCI Power Management Interface Specification Revision 1.0 or 1.1 support
  • Compact-PCI friendly silicon as defined in the Compact-PCI Hot Swap Specification
  • 3.3-V core logic with universal PCI interface compatible with 3.3-V and 5-V PCI signaling environments
  • Two 32-bit, 33-MHz PCI buses
  • Provides internal two-tier arbitration for up to four secondary bus masters and supports an external secondary bus arbiter
  • Burst data transfers with pipeline architecture to maximize data throughput in both directions
  • Provides programmable extension windows and port decode options
  • Independent read and write buffers for each direction
  • Provides five secondary PCI clock outputs
  • Predictable latency per PCI Local Bus Specification
  • Propagates bus locking
  • Secondary bus is driven low during reset
  • Provides VGA palette memory and I/O, and subtractive decoding options
  • Advanced submicron, low-power CMOS technology
  • Fully compliant with PCI-to-PCI Bridge Architecture Specification
  • Packaged in 160-pin QFP (PCM) and 176-pin thin QFP (PGF)
  • Configurable for PCI Power Management Interface Specification Revision 1.0 or 1.1 support
  • Compact-PCI friendly silicon as defined in the Compact-PCI Hot Swap Specification
  • 3.3-V core logic with universal PCI interface compatible with 3.3-V and 5-V PCI signaling environments
  • Two 32-bit, 33-MHz PCI buses
  • Provides internal two-tier arbitration for up to four secondary bus masters and supports an external secondary bus arbiter
  • Burst data transfers with pipeline architecture to maximize data throughput in both directions
  • Provides programmable extension windows and port decode options
  • Independent read and write buffers for each direction
  • Provides five secondary PCI clock outputs
  • Predictable latency per PCI Local Bus Specification
  • Propagates bus locking
  • Secondary bus is driven low during reset
  • Provides VGA palette memory and I/O, and subtractive decoding options
  • Advanced submicron, low-power CMOS technology
  • Fully compliant with PCI-to-PCI Bridge Architecture Specification
  • Packaged in 160-pin QFP (PCM) and 176-pin thin QFP (PGF)

The Texas Instruments PCI2250 PCI-to-PCI bridge provides a high performance connection path between two peripheral component interconnect (PCI) buses. Transactions occur between masters on one PCI bus and targets on another PCI bus, and the PCI2250 allows bridged transactions to occur concurrently on both buses. The bridge supports burst-mode transfers to maximize data throughput, and the two bus traffic paths through the bridge act independently.

The PCI2250 bridge is compliant with the PCI Local Bus Specification, and can be used to overcome the electrical loading limits of 10 devices per PCI bus and one PCI device per expansion slot by creating hierarchical buses. The PCI2250 provides two-tier internal arbitration for up to four secondary bus masters and may be implemented with an external secondary PCI bus arbiter.

The PCI2250 provides compact-PCI (CPCI) hot-swap extended capability, which makes it an ideal solution for multifunction compact-PCI cards and adapting single function cards to hot-swap compliance.

The PCI2250 bridge is compliant with the PCI-to-PCI Bridge Specification. It can be configured for positive decoding or subtractive decoding on the primary interface, and provides several additional decode options that make it an ideal bridge to custom PCI applications. Two extension windows are included, and the PCI2250 provides decoding of serial and parallel port addresses.

The PCI2250 is compliant with PCI Power Management Interface Specification Revisions 1.0 and 1.1. Also, the PCI2250 offers PCI CLKRUN bridging support for low-power mobile and docking applications. The PCI2250 has been designed to lead the industry in power conservation. An advanced CMOS process is utilized to achieve low system power consumption while operating at PCI clock rates up to 33 MHz.

The Texas Instruments PCI2250 PCI-to-PCI bridge provides a high performance connection path between two peripheral component interconnect (PCI) buses. Transactions occur between masters on one PCI bus and targets on another PCI bus, and the PCI2250 allows bridged transactions to occur concurrently on both buses. The bridge supports burst-mode transfers to maximize data throughput, and the two bus traffic paths through the bridge act independently.

The PCI2250 bridge is compliant with the PCI Local Bus Specification, and can be used to overcome the electrical loading limits of 10 devices per PCI bus and one PCI device per expansion slot by creating hierarchical buses. The PCI2250 provides two-tier internal arbitration for up to four secondary bus masters and may be implemented with an external secondary PCI bus arbiter.

The PCI2250 provides compact-PCI (CPCI) hot-swap extended capability, which makes it an ideal solution for multifunction compact-PCI cards and adapting single function cards to hot-swap compliance.

The PCI2250 bridge is compliant with the PCI-to-PCI Bridge Specification. It can be configured for positive decoding or subtractive decoding on the primary interface, and provides several additional decode options that make it an ideal bridge to custom PCI applications. Two extension windows are included, and the PCI2250 provides decoding of serial and parallel port addresses.

The PCI2250 is compliant with PCI Power Management Interface Specification Revisions 1.0 and 1.1. Also, the PCI2250 offers PCI CLKRUN bridging support for low-power mobile and docking applications. The PCI2250 has been designed to lead the industry in power conservation. An advanced CMOS process is utilized to achieve low system power consumption while operating at PCI clock rates up to 33 MHz.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet PCI-to-PCI Bridge datasheet 1999年 12月 13日
* Errata PCI2250 Data Sheet Errata (Rev. A) 2007年 2月 6日
User guide PCI2250 PCI-to-PCI Bridge Implementation Guide (Rev. A) 2003年 4月 23日
Application note Differences Between the Intel 21152 and the PCI2250 2003年 3月 31日
Application note Connecting ENUM Terminal to an External Open-Drain Buffer 2000年 4月 13日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
LQFP (PGF) 176 檢視選項
QFP (PCM) 160 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片