雙 5A複合閘極驅動器

SM72482 將逐漸停產
考量下列其中一項替代產品:
open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
UCC27624 現行 具有 4-V UVLO、30-V VDD 與低傳播延遲的 5-A/5-A 雙通道閘極驅動器 Replacement

產品詳細資料

Number of channels 2 Power switch MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 3.5 Input supply voltage (max) (V) 14 Features PFET Drive Capability Operating temperature range (°C) -40 to 125 Rise time (ns) 14 Fall time (ns) 12 Propagation delay time (µs) 0.025 Input threshold TTL Channel input logic Combination, Inverting, Non-Inverting Input negative voltage (V) 0 Rating Catalog Undervoltage lockout (typ) (V) 3 Driver configuration Dual, Independent
Number of channels 2 Power switch MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 3.5 Input supply voltage (max) (V) 14 Features PFET Drive Capability Operating temperature range (°C) -40 to 125 Rise time (ns) 14 Fall time (ns) 12 Propagation delay time (µs) 0.025 Input threshold TTL Channel input logic Combination, Inverting, Non-Inverting Input negative voltage (V) 0 Rating Catalog Undervoltage lockout (typ) (V) 3 Driver configuration Dual, Independent
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Renewable Energy Grade
  • Independently Drives Two N-Channel MOSFETs
  • Compound CMOS and Bipolar Outputs Reduce Output Current Variation
  • 5A Sink, 3A Source Current Capability
  • Two Channels Can be Connected in Parallel to Double the Drive Current
  • Independent Inputs (TTL Compatible)
  • Fast Propagation Times (25 ns Typical)
  • Fast Rise and Fall Times (14 ns Rise, 12 ns Fall With 2 nF Load)
  • Available in Dual Noninverting, Dual Inverting, and Combination Configurations
  • Supply Rail Under-Voltage Lockout Protection (UVLO)
  • SM72482 UVLO Configured to Drive PFET Through OUT_A and NFET Through OUT_B
  • Pin Compatible With Industry Standard Gate Drivers
  • Packages
    • SOIC
    • Thermally Enhanced VSSOP

All trademarks are the property of their respective owners.

  • Renewable Energy Grade
  • Independently Drives Two N-Channel MOSFETs
  • Compound CMOS and Bipolar Outputs Reduce Output Current Variation
  • 5A Sink, 3A Source Current Capability
  • Two Channels Can be Connected in Parallel to Double the Drive Current
  • Independent Inputs (TTL Compatible)
  • Fast Propagation Times (25 ns Typical)
  • Fast Rise and Fall Times (14 ns Rise, 12 ns Fall With 2 nF Load)
  • Available in Dual Noninverting, Dual Inverting, and Combination Configurations
  • Supply Rail Under-Voltage Lockout Protection (UVLO)
  • SM72482 UVLO Configured to Drive PFET Through OUT_A and NFET Through OUT_B
  • Pin Compatible With Industry Standard Gate Drivers
  • Packages
    • SOIC
    • Thermally Enhanced VSSOP

All trademarks are the property of their respective owners.

The SM72482 Dual Gate Driver replaces industry standard gate drivers with improved peak output current and efficiency. Each “compound” output driver stage includes MOS and bipolar transistors operating in parallel that together sink more than 5A peak from capacitive loads. Combining the unique characteristics of MOS and bipolar devices reduces drive current variation with voltage and temperature. Under-voltage lockout protection is also provided. The drivers can be operated in parallel with inputs and outputs connected to double the drive current capability. This device is available in the SOIC package.

The SM72482 Dual Gate Driver replaces industry standard gate drivers with improved peak output current and efficiency. Each “compound” output driver stage includes MOS and bipolar transistors operating in parallel that together sink more than 5A peak from capacitive loads. Combining the unique characteristics of MOS and bipolar devices reduces drive current variation with voltage and temperature. Under-voltage lockout protection is also provided. The drivers can be operated in parallel with inputs and outputs connected to double the drive current capability. This device is available in the SOIC package.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet SM72482 Dual 5A Compound Gate Driver datasheet (Rev. C) 2013年 4月 1日
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 2018年 10月 29日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
參考設計

PMP9461 — 適用於太陽能微型逆變器 DC/DC 和 DC/AC 模組的完整閘極驅動和偏壓電源解決方案

PMP9461 is a reference design with complete power and gate drive requirements for grid tie solar microinverters.  The major goal of the reference design is to acheive significant integration and perfomance enhancement in gate drive as well as the bias supply segment (...)
Test report: PDF
電路圖: PDF
封裝 引腳 下載
SOIC (D) 8 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片