產品詳細資料

Resolution (Bits) 10 Sample rate (max) (ksps) 8000 Number of input channels 2 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Simultaneous Sampling Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4 Input voltage range (min) (V) 1.4 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 186 Analog supply (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 61 Digital supply (min) (V) 3 Digital supply (max) (V) 5.25
Resolution (Bits) 10 Sample rate (max) (ksps) 8000 Number of input channels 2 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Simultaneous Sampling Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4 Input voltage range (min) (V) 1.4 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 186 Analog supply (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 61 Digital supply (min) (V) 3 Digital supply (max) (V) 5.25
TSSOP (DA) 32 89.1 mm² 11 x 8.1
  • Simultaneous Sampling of Two Single-Ended Signals or One Differential Signal
  • Integrated 16-Word FIFO
  • Signal-to-Noise and Distortion Ratio: 59 dB at fI = 2 MHz
  • Differential Nonlinearity Error: ±1 LSB
  • Integral Nonlinearity Error: ±1 LSB
  • Auto-Scan Mode for Two Inputs
  • 3-V or 5-V Digital Interface Compatible
  • Low Power: 216 mW Max
  • 5-V Analog Single Supply Operation
  • Internal Voltage References ...50 PPM/°C and ±5% Accuracy
  • Parallel uC/DSP Interface
  • APPLICATIONS
    • Radar Applications
    • Communications
    • Control Applications
    • High-Speed DSP Front-End
    • Automotive Applications

  • Simultaneous Sampling of Two Single-Ended Signals or One Differential Signal
  • Integrated 16-Word FIFO
  • Signal-to-Noise and Distortion Ratio: 59 dB at fI = 2 MHz
  • Differential Nonlinearity Error: ±1 LSB
  • Integral Nonlinearity Error: ±1 LSB
  • Auto-Scan Mode for Two Inputs
  • 3-V or 5-V Digital Interface Compatible
  • Low Power: 216 mW Max
  • 5-V Analog Single Supply Operation
  • Internal Voltage References ...50 PPM/°C and ±5% Accuracy
  • Parallel uC/DSP Interface
  • APPLICATIONS
    • Radar Applications
    • Communications
    • Control Applications
    • High-Speed DSP Front-End
    • Automotive Applications

The THS10082 is a CMOS, low-power, 10-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS10082 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided.

An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In the single conversion mode, a single and simultaneous conversion can be initiated by using the single conversion start signal (CONVST). The conversion clock in the single conversion mode is generated internally using a clock oscillator circuit. In the continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS10082. The internal clock oscillator is switched off in the continuous conversion mode.

The THS10082C is characterized for operation from 0°C to 70°C, and the THS10082I is characterized for operation from –40°C to 85°C.

The THS10082 is a CMOS, low-power, 10-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS10082 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided.

An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In the single conversion mode, a single and simultaneous conversion can be initiated by using the single conversion start signal (CONVST). The conversion clock in the single conversion mode is generated internally using a clock oscillator circuit. In the continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS10082. The internal clock oscillator is switched off in the continuous conversion mode.

The THS10082C is characterized for operation from 0°C to 70°C, and the THS10082I is characterized for operation from –40°C to 85°C.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
ADS9224R 現行 具有內部參考和強化型 SPI 的 16 位元、3 MSPS、雙通道、同步採樣 SAR ADC Higher resolution (16 bits), lower sampling rate (3 MSPS), SPI interface

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 5
類型 標題 日期
* Data sheet 10-Bit Two-Analog Input 8 MSPS Simultaneous Sampling Analog-to-Digital Converter datasheet (Rev. B) 2002年 11月 15日
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005年 1月 17日
EVM User's guide Modular THS1206EVM User's Guide 2003年 12月 11日
Application note Reading the Configuration Registers of the 10-bit THS10064, THS1007, THS10082 2002年 5月 9日
User guide THS1206, THS12082. THS10064, THS10082 Evaluation Module (Rev. B) 2001年 1月 9日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

THS10082 IBIS Model

SLAM138.ZIP (79 KB) - IBIS Model
計算工具

ANALOG-ENGINEER-CALC — 類比工程師計算機

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
TSSOP (DA) 32 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片