產品詳細資料

Function Zero-delay Output frequency (max) (MHz) 110 Number of outputs 2 Core supply voltage (V) 3.3, 5 Operating temperature range (°C) -20 to 75 Rating Catalog
Function Zero-delay Output frequency (max) (MHz) 110 Number of outputs 2 Core supply voltage (V) 3.3, 5 Operating temperature range (°C) -20 to 75 Rating Catalog
TSSOP (PW) 14 32 mm² 5 x 6.4
  • VCO (Voltage-Controlled Oscillator):
    • Complete Oscillator Using Only One External Bias Resistor (RBIAS)
    • Lock Frequency:
      • 30 MHz to 55 MHz (VDD = 3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 30 MHz to 60 MHz (VDD = 3.3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 43 MHz to 110 MHz (VDD = 5 V ±5%, TA = -20°C to 75°C, x1 Output)
    • Selectable Output Frequency
  • PFD (Phase Frequency Detector): High Speed, Edge-Triggered Detector with Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 Terminal)
  • CMOS Technology
  • Pin Compatible TLC2933IPW

  • VCO (Voltage-Controlled Oscillator):
    • Complete Oscillator Using Only One External Bias Resistor (RBIAS)
    • Lock Frequency:
      • 30 MHz to 55 MHz (VDD = 3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 30 MHz to 60 MHz (VDD = 3.3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 43 MHz to 110 MHz (VDD = 5 V ±5%, TA = -20°C to 75°C, x1 Output)
    • Selectable Output Frequency
  • PFD (Phase Frequency Detector): High Speed, Edge-Triggered Detector with Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 Terminal)
  • CMOS Technology
  • Pin Compatible TLC2933IPW

The TLC2933A is designed for phase-locked loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as power-down mode. Due to the TLC2933A high speed and stable oscillation capability, the TLC2933A is suitable for use as a high-performance PLL.

The TLC2933A is designed for phase-locked loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as power-down mode. Due to the TLC2933A high speed and stable oscillation capability, the TLC2933A is suitable for use as a high-performance PLL.

下載 觀看有字幕稿的影片 影片

TI 不提供設計支援

此產品沒有 TI 針對新專案提供的持續設計支援,例如新內容或軟體更新。若有提供,您可在產品資料夾中找到相關資訊、軟體與工具。您也可以在 TI E2ETM 支援論壇中搜尋封存的資訊。

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet High Performance Phase Locked Loop datasheet 2005年 10月 10日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 引腳 下載
TSSOP (PW) 14 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片