TPS650830
- 5 Reconfigurable Voltage Regulators:
- High Efficiency over a Wide Input Voltage and
Wide Output Current Range - Voltage, Current, and Sequence can be
Changed to Optimize the System - 4 Variable Output Voltage Step-Down
Controllers using External Power MOSFETs:- VR1 = 1 V; VR3 = 3.3 V, VR4 = 1.2 V/1.35
V/1.1 V for DDRx VDDQ , VR5 = 5 V - VIN Range from 5.4 V to 24 V
- VR1 = 1 V; VR3 = 3.3 V, VR4 = 1.2 V/1.35
- 1 Variable Output Voltage Step-Down Converter
with Internal Power MOSFETs:- VR2 = 1.8 V
- VIN Range from 3 V to 3.6 V
- Up to 2 A of Continuous Output Current
- Output Voltage DC Accuracy ±1%; with
Differential Output Voltage Sensing - Ultra Low Quiescent Current Mode, Typical 30-
µA Quiescent Current per Controller or
Converter
- High Efficiency over a Wide Input Voltage and
- 3 Fixed LDO Voltage Regulators:
- LDO1: Fixed Output Voltage LDO for DDRx VTT
(Vout = VDDQ/2)- Up to 1 A of Continuous Output Current,
DC+AC Accuracy ±5%, 2 A Peak
- Up to 1 A of Continuous Output Current,
- LDO3: 3.3-V Fixed Output Voltage LDO, DC
Accuracy ±1%, < 40 mA- High Precision Reference Supply for
External ADC - 3.3-V Load Switch for EC_VCC Rail
- High Precision Reference Supply for
- LDO5: 5-V Fixed Output Voltage LDO, DC
Accuracy ±1%, < 100 mA- Automatic Switch to 5-V Regulator for Higher
Efficiency
- Automatic Switch to 5-V Regulator for Higher
- LDO1: Fixed Output Voltage LDO for DDRx VTT
- 7 Powergood Comparators and Sequence Logic
for External Voltage Regulators, Load Switches,
or LDOs - Power-Button Logic Supported with Programmable
Response Time - 3 General Purpose Level Shifters
- Backup Battery / 3.1-V LDO Selector Output for
RTC - Power Source Detection and Monitoring: Adapter,
Battery1, Battery2 - Board Temperature Monitoring
- 1-Hz EC-Wake Clock Output
- Advanced System Reset Control
- I2C Interface: Standard-Mode (100 kHz), Fast-
Mode (400 kHz), Fast-Mode Plus (1000 kHz)
The TPS650830 is a single-chip solution Power Management IC designed specifically for the latest Intel Processors targeted for Tablets, Ultrabooks, and Notebooks with NVDC or non-NVDC power architectures, using 2S, 3S, or 4S Lithium-Ion battery packs.
The TPS650830 is used for Volume systems with the low voltage rails merged for the smallest footprint and lowest cost system power solution.
The TPS650830 can provide the complete power solution based on the Intel Reference Designs. Five highly efficient step-down voltage regulators (VRs) and a sink/source LDO, are used along with power-up sequence logic managing external load switches to provide the proper power rails, sequencing, and protection - including DDR3 and DDR4 memory power. The regulators support dynamic voltage scaling (DVS) for maximum efficiency including Connected Standby. The high frequency voltage regulators use small inductors and capacitors to achieve a small solution size. Output power is adjustable on four VR controllers. An I2C interface allows simple control by the embedded controller (EC). Each version is available in a 7x7 NFBGA package and a 9x9 NFBGA package. The 7x7 NFBGA package can be used in Type 4 PCB boards for the smallest area implementation. The 9x9 NFBGA package can be used in Type 3 and Type 4 PCB boards allowing to minimize cost and area.
For the Skylake and Kabylake Power Map implementation, the five PMIC voltage regulators and LDO1 are assigned with the low-voltage rails merged or split according to the configuration. For the Volume (merged low voltage rails) configuration six external load switches are controlled and monitored by using six powergood comparator logic blocs.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TPS650830 Simple and Flexible Wide Input Voltage PMU for Mobile Computers datasheet (Rev. A) | PDF | HTML | 2016年 7月 5日 |
| Application note | Optimizing Resistor Dividers at a Comparator (Rev. B) | PDF | HTML | 2021年 4月 30日 | |
| Application note | Basic Calculation of a Buck Converter's Power Stage (Rev. B) | 2015年 8月 17日 | ||
| Technical article | An efficient, flexible, single-chip power solution for Skylake processors | PDF | HTML | 2015年 6月 1日 | |
| Design guide | TPS65083x Design Guide | 2015年 2月 24日 | ||
| EVM User's guide | TPS650830EVM-095 User's Guide | 2014年 12月 12日 | ||
| Analog Design Journal | Controlling switch-node ringing in synchronous buck converters | 2012年 4月 26日 | ||
| Application note | Ringing Reduction Techniques for NexFET High Performance MOSFETs | 2011年 11月 16日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TPS650830EVM-095 — TPS650830 評估模組
TPS650830EVM-095 is an Evaluation Module, (EVM) board for the TPS650830. This EVM provides a platform for engineers to evaluate, test, and explore the TPS650830 in a real world application use. All of the sequencing and functionality required for the processor and system is demonstrated on this (...)
| 封裝 | 引腳 | 下載 |
|---|---|---|
| NFBGA (ZAJ) | 168 | 檢視選項 |
| NFBGA (ZCG) | 159 | 檢視選項 |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。