TPS65917-Q1

現行

車用 3.15 V 至 5.25 V、5 個降壓和 5 個 LDO 電源管理 IC (PMIC)

產品詳細資料

Regulated outputs (#) 10 Configurability Factory programmable, Software configurable Vin (min) (V) 3.135 Vin (max) (V) 5.25 Vout (min) (V) 0.7 Vout (max) (V) 3.3 Iout (max) (A) 7 Features Comm control, I2C control, Power good, Power sequencing TI functional safety category Functional Safety-Compliant Step-up DC/DC converter 0 Step-down DC/DC converter 5 Step-down DC/DC controller 0 Step-up DC/DC controller 0 LDO 5 Iq (typ) (mA) 0.0001 Rating Automotive Switching frequency (max) (kHz) 2700 Operating temperature range (°C) -40 to 105 Processor supplier Texas Instruments Processor name Jacinto DRA7x, Jacinto DRA7xP, Jacinto TDA2Px, Jacinto TDA3x Shutdown current (ISD) (typ) (µA) 25 Switching frequency (typ) (kHz) 2200 Product type Processor and FPGA
Regulated outputs (#) 10 Configurability Factory programmable, Software configurable Vin (min) (V) 3.135 Vin (max) (V) 5.25 Vout (min) (V) 0.7 Vout (max) (V) 3.3 Iout (max) (A) 7 Features Comm control, I2C control, Power good, Power sequencing TI functional safety category Functional Safety-Compliant Step-up DC/DC converter 0 Step-down DC/DC converter 5 Step-down DC/DC controller 0 Step-up DC/DC controller 0 LDO 5 Iq (typ) (mA) 0.0001 Rating Automotive Switching frequency (max) (kHz) 2700 Operating temperature range (°C) -40 to 105 Processor supplier Texas Instruments Processor name Jacinto DRA7x, Jacinto DRA7xP, Jacinto TDA2Px, Jacinto TDA3x Shutdown current (ISD) (typ) (µA) 25 Switching frequency (typ) (kHz) 2200 Product type Processor and FPGA
VQFN (RGZ) 48 49 mm² 7 x 7
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
    • Device HBM Classification Level 2
    • Device CDM Classification Level C4B
  • System Voltage Range from 3.135 V to 5.25 V
  • Low-Power Consumption
    • 20 µA in Off Mode
    • 90 µA in Sleep Mode With Two SMPSs Active
  • Five Step-Down Switched-Mode Power Supply (SMPS) Regulators:
    • 0.7- to 3.3-V Output Range in 10- or 20-mV Steps
    • Two SMPS Regulators With 3.5-A Capability, With the Ability to Combine into 7-A Output in Dual-Phase Configuration, With Differential Remote Sensing (Output and Ground)
    • Three Other SMPS Regulators with 3-A, 2-A, and 1.5-A Capabilities
    • Dynamic Voltage Scaling (DVS) Control and Output Current Measurement in 3.5-A and 3-A SMPS Regulators
    • Hardware and Software Controlled Eco-mode™ Supplying up to 5 mA
    • Short-Circuit Protection
    • Power-Good Indication (Voltage and Overcurrent Indication)
    • Internal Soft-Start for In-Rush Current Limitation
    • Ability to Synchronize to External Clock between 1.7 MHz and 2.7 MHz
  • Five Low-Dropout (LDO) Linear Regulators:
    • 0 .9- to 3.3-V Output Range in 50-mV steps
    • Two With 300-mA Capability and Bypass Mode
    • One With 100-mA Capability and Capable of Low-Noise Performance up to 50 mA
    • Two Other LDOs With 200-mA Current Capability
    • Short-Circuit Protection
  • 12-Bit Sigma-Delta General-Purpose ADC (GPADC) With 8 Input Channels (2 external)
  • Thermal Monitoring With High Temperature Warning and Thermal Shutdown
  • Power Sequence Control:
    • Configurable Power-Up and Power-Down Sequences (OTP)
    • Configurable Sequences Between the SLEEP and ACTIVE State Transition (OTP)
    • Three Digital Output Signals that can be Included in the Startup Sequence
  • Selectable Control Interface:
    • One SPI for Resource Configurations and DVS Control
    • Two I2C Interfaces.
      • One Dedicated for DVS Control
      • One General Purpose I2C Interface for Resource Configuration and DVS Control
  • OTP Bit-Integrity Error Detection With Options to Proceed or Hold Power-Up Sequence and RESET_OUT Release
  • Package Option:
    • 7-mm × 7-mm 48-pin VQFN With 0.5-mm Pitch
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
    • Device HBM Classification Level 2
    • Device CDM Classification Level C4B
  • System Voltage Range from 3.135 V to 5.25 V
  • Low-Power Consumption
    • 20 µA in Off Mode
    • 90 µA in Sleep Mode With Two SMPSs Active
  • Five Step-Down Switched-Mode Power Supply (SMPS) Regulators:
    • 0.7- to 3.3-V Output Range in 10- or 20-mV Steps
    • Two SMPS Regulators With 3.5-A Capability, With the Ability to Combine into 7-A Output in Dual-Phase Configuration, With Differential Remote Sensing (Output and Ground)
    • Three Other SMPS Regulators with 3-A, 2-A, and 1.5-A Capabilities
    • Dynamic Voltage Scaling (DVS) Control and Output Current Measurement in 3.5-A and 3-A SMPS Regulators
    • Hardware and Software Controlled Eco-mode™ Supplying up to 5 mA
    • Short-Circuit Protection
    • Power-Good Indication (Voltage and Overcurrent Indication)
    • Internal Soft-Start for In-Rush Current Limitation
    • Ability to Synchronize to External Clock between 1.7 MHz and 2.7 MHz
  • Five Low-Dropout (LDO) Linear Regulators:
    • 0 .9- to 3.3-V Output Range in 50-mV steps
    • Two With 300-mA Capability and Bypass Mode
    • One With 100-mA Capability and Capable of Low-Noise Performance up to 50 mA
    • Two Other LDOs With 200-mA Current Capability
    • Short-Circuit Protection
  • 12-Bit Sigma-Delta General-Purpose ADC (GPADC) With 8 Input Channels (2 external)
  • Thermal Monitoring With High Temperature Warning and Thermal Shutdown
  • Power Sequence Control:
    • Configurable Power-Up and Power-Down Sequences (OTP)
    • Configurable Sequences Between the SLEEP and ACTIVE State Transition (OTP)
    • Three Digital Output Signals that can be Included in the Startup Sequence
  • Selectable Control Interface:
    • One SPI for Resource Configurations and DVS Control
    • Two I2C Interfaces.
      • One Dedicated for DVS Control
      • One General Purpose I2C Interface for Resource Configuration and DVS Control
  • OTP Bit-Integrity Error Detection With Options to Proceed or Hold Power-Up Sequence and RESET_OUT Release
  • Package Option:
    • 7-mm × 7-mm 48-pin VQFN With 0.5-mm Pitch

The TPS65917-Q1 PMIC integrates five configurable step-down converters with up to 3.5 A of output current to power the processor core, memory, I/O, and preregulation of LDOs The device is AEC-Q100 qualified. The step-down converters are synchronized to an internal 2.2-MHz clock to improve EMC performance of the device. The GPIO_3 pin allows the step-down converters to synchronize to an external clock, allowing multiple devices to synchronize to the same clock which improves system-level EMC performance. The device also contains five LDOs to power low-current or low-noise domains.

The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences, as well as default configurations such as output voltage and GPIO configurations. The OTP is factory-programmed to allow start-up without any software required. Most static settings can be changed from the default through SPI or I2C to configure the device to meet many different system needs. For example, voltage-scaling registers are used to support dynamic voltage-scaling requirements of processors.As an additional safety feature, the he OTP also contains a bit-integrity-error detection feature to stop the power-up sequence if an error is detected, preventing the system from starting in an unknown state.

The TPS65917-Q1 device also includes an analog-to-digital converter (ADC) to monitor the system state. The GPADC includes two external channels to monitor any external voltage, as well as internal channels to measure supply voltage, output current, and die temperature, allowing the processor to monitor the health of the system. The device offers a watchdog to monitor for software lockup, and includes protection and diagnostic mechanisms such as short-circuit protection, thermal monitoring, shutdown, and automatic ADC conversions to detect if a voltage is below a predefined threshold. The PMIC can notify the processor of these events through the interrupt handler, allowing the processor to take action in response.

The TPS65917-Q1 PMIC integrates five configurable step-down converters with up to 3.5 A of output current to power the processor core, memory, I/O, and preregulation of LDOs The device is AEC-Q100 qualified. The step-down converters are synchronized to an internal 2.2-MHz clock to improve EMC performance of the device. The GPIO_3 pin allows the step-down converters to synchronize to an external clock, allowing multiple devices to synchronize to the same clock which improves system-level EMC performance. The device also contains five LDOs to power low-current or low-noise domains.

The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences, as well as default configurations such as output voltage and GPIO configurations. The OTP is factory-programmed to allow start-up without any software required. Most static settings can be changed from the default through SPI or I2C to configure the device to meet many different system needs. For example, voltage-scaling registers are used to support dynamic voltage-scaling requirements of processors.As an additional safety feature, the he OTP also contains a bit-integrity-error detection feature to stop the power-up sequence if an error is detected, preventing the system from starting in an unknown state.

The TPS65917-Q1 device also includes an analog-to-digital converter (ADC) to monitor the system state. The GPADC includes two external channels to monitor any external voltage, as well as internal channels to measure supply voltage, output current, and die temperature, allowing the processor to monitor the health of the system. The device offers a watchdog to monitor for software lockup, and includes protection and diagnostic mechanisms such as short-circuit protection, thermal monitoring, shutdown, and automatic ADC conversions to detect if a voltage is below a predefined threshold. The PMIC can notify the processor of these events through the interrupt handler, allowing the processor to take action in response.

下載 觀看有字幕稿的影片 影片

更多資訊

提供功能安全資訊。請立即索取

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
TPS65916 現行 適用處理器的電源管理單元 (PMU) This product is suitable for industrial applications and is non AEQ-100 qualified.
TPS65919-Q1 現行 車用 3.15 V 至 5.25 V、4 個降壓和 4 個 LDO 電源管理 IC (PMIC) This product has the same pinout with one less buck and LDO.

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 15
類型 標題 日期
* Data sheet TPS65917-Q1 Power Management Unit (PMU) for Processor datasheet (Rev. D) PDF | HTML 2018年 8月 20日
User guide TPS65917-Q1 Technical Reference Manual PDF | HTML 2021年 10月 20日
Application note TPS6591x-Q1 Design Checklist (Rev. A) 2021年 5月 6日
User guide TPS65919-Q1 and TPS65917-Q1 User's Guide to Power DRA78x, and TDA3x (Rev. E) 2019年 3月 13日
Functional safety information Safety Manual for TPS65917-Q1 Power Management Unit (PMU) for Processor (Rev. E) 2019年 3月 8日
Application note POR Generation in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 Devices (Rev. A) 2018年 9月 21日
Application note TPS65917 Power Estimation Tool (Rev. B) 2018年 6月 14日
User guide TPS65917-Q1 User’s Guide to Power DRA7xx and TDA2x/TDA2Ex (Rev. F) 2018年 5月 7日
User guide TPS65919-Q1 and TPS65917-Q1 User's Guide to Power DRA71x, DRA79x, and TDA2E-17 (Rev. E) 2018年 5月 7日
User guide LP87565C-Q1 and TPS65917-Q1 User’s Guide to Power DRA7xxP and TDA2Pxx (Rev. A) 2018年 4月 20日
EVM User's guide TPS65917EVM User’s Guide (Rev. B) 2018年 2月 9日
Application note Guide to Using the GPADC in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 de (Rev. A) 2017年 12月 13日
User guide TPS65917-Q1 Register Map (Rev. C) 2017年 4月 11日
Design guide Automotive Battery to Point-of-Load Power Solution for TDA2xx Design Guide (Rev. B) 2017年 1月 31日
Application note Adaptive (Dynamic) Voltage (Frequency) Scaling – Motivation and Implementations 2014年 3月 28日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TPS65917EVM — TPS65917-Q1 電源管理 IC 評估模組

The TPS65917-Q1 device is an integrated power-management integrated circuit (PMIC) for automotive applications.  The device provides five configurable step-down converters with up to 3.5A of output current for memory, processor core, input/output (I/O), or pre-regulation of LDOs. (...)

使用指南: PDF
TI.com 無法提供
模擬型號

TPS65917-Q1 Unencrypted PSpice Transient Model Package (Rev. B)

SLVMAN2B.ZIP (609 KB) - PSpice Model
參考設計

TIDA-00805 — 適用於 ADAS 和資訊娛樂系統的車用無電池處理器電源參考設計

The TIDA-00805 reference design is an off-battery automotive power solution targeting processors in advanced driver assistance systems (ADAS) like surround view, front camera and driver monitoring, as well as infotainment systems such as cluster and head unit. The design operates directly from a (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
VQFN (RGZ) 48 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片