首頁 電源管理 線性與低壓差 (LDO) 穩壓器
首頁
電源管理
線性與低壓差 (LDO) 穩壓器

TPS766

現行

 250-mA 超低 IQ 壓降電壓穩壓器

立即訂購
產品規格表

現在提供此產品的更新版本

open-in-new 比較替代產品
功能相同，但引腳輸出與所比較的產品不同
TPS7A25 現行 具有電源良好功能的 300mA、18V、超低 IQ、高準確度、可調整低壓差電壓穩壓器 An 18-V, 300-mA LDO regulator with power-good and ultra-low IQ (2.5 μA)

TPS766

現行
產品規格表 立即訂購

產品詳細資料

Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Noise (µVrms) 200 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 PSRR at 100 KHz (dB) 38 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Noise (µVrms) 200 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 PSRR at 100 KHz (dB) 38 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.
open-in-new 尋找其它 線性與低壓差 (LDO) 穩壓器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet TPS766 250mA, 16V, Low-Dropout Voltage Regulator datasheet (Rev. E) PDF | HTML 2024年 3月 15日
Application note LDO Noise Demystified (Rev. B) PDF | HTML 2020年 8月 18日
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 2017年 8月 9日
Analog Design Journal Discrete design of a low-cost isolated 3.3- to 5-V DC/DC converter 2010年 5月 6日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DIP-ADAPTER-EVM — DIP 轉接器評估模組

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.

The (...)

使用指南: PDF
TI.com 無法提供
參考設計

TIDEP0010 — AM335x 上的 Sercos 3

The TIDEP0010 Sercos III communication reference design combines the AM335x Sitara processor family and the Sercos III media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Sercos III secondary communications, this reference design allows you to (...)
使用指南: PDF
電路圖: PDF
參考設計

TIDEP0008 — PROFINET 通訊開發平台

Targeted for PROFINET secondary communications, this reference design helps you implement PROFINET communications standards in a broad range of industrial automation equipment. It enables low-footprint designs in applications such as industrial automation, factory automation or (...)
使用指南: PDF
電路圖: PDF
參考設計

TIDEP0032 — 多協定工業通訊

Industrial Ethernet for industrial automation exists in more than 30 industrial standards. Some of the well-established real-time Ethernet protocols like EtherCAT, EtherNet/IP, PROFINET, Sercos III and PowerLink require dedicated MAC hardware support in terms of FPGA or ASICs. The programmable (...)
使用指南: PDF
電路圖: PDF
參考設計

TIDEP0003 — 乙太網路/IP 通訊開發平台

Targeted for Ethernet/IP secondary communications, this development platform allows you to implement Ethernet/IP communication standards in a broad range of industrial automation equipment. It enables low footprint designs in applications such as industrial automation, factory automation or (...)
電路圖: PDF
參考設計

TIDEP0028 — 乙太網路 Powerlink 開發平台參考設計

The TIDEP0028 Ethernet Powerlink reference design combines the AM335x Sitara processor family and the Powerlink open media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Ethernet Powerlink secondary communications, TIDEP0028 allows you to implement the (...)
使用指南: PDF
電路圖: PDF
參考設計

TIDEP0054 — 適用於變電所自動化的平行備援通訊協定 (PRP) 乙太網路參考設計

This is a reference design for high-reliability, low-latency network communications for substation automation equipment in smart grid transmission and distribution networks. It supports the parallel redundancy protocol (PRP) specification in the IEC 62439 standard using the PRU-ICSS. This reference (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP-0075 — 工業通訊閘道 PROFINET IRT 轉 PROFIBUS 主站參考設計

PROFINET is becoming the leading industrial Ethernet protocol in automation due to its high-speed, deterministic communications and enterprise connectivity. However, as the world’s most popular fieldbus, PROFIBUS’s importance and usage will continue for many years due to legacy (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0078 — 適用於 AM572x 的 OPC UA 資料存取伺服器參考設計

OPC UA is an industrial machine-to-machine protocol designed to allow interoperability and communication between all machines connected under Industry 4.0. This reference design demonstrates use of the Matrikon OPC™ OPC UA server development kit (SDK) to allow communications using an OPC UA (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0033 — 具有訊號路徑延遲補償的 SPI 主要裝置參考設計

The Programmable Real-time Unit within the Industrial Communication Subsystem (PRU-ICSS) enables you to support real-time critical applications without using FPGAs, CPLDs or ASICs.
This reference design describes the implementation of the SPI master protocol with signal path delay compensation on (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0027 — 適用於工業應用且支援 PRU-ICSS 的高性能脈衝串輸出 (PTO) 參考設計

The TIDEP0027 High Performance Pulse Train Output (PTO) with PRU-ICSS for Industrial Application combines the AM335x Sitara processor family from Texas Instruments (TI) and the PTO module into a single system-on-chip (SoC) solution. The design is based on the TMDSICE3359 Industrial Communications (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
SOIC (D) 8 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片