計算工具
UCC5390
- Feature options
- Split outputs (UCC53x0S)
- UVLO referenced to GND2 (UCC53x0E)
- Miller clamp option (UCC53x0M)
- 8-pin D (4mm creepage) and DWV (8.5mm creepage) package
- 60ns (typical) propagation delay
- 100kV/µs minimum CMTI
- Isolation barrier life > 40 Years
- 3V to 15V input supply voltage
- Up to 33V driver supply voltage
- 8V and 12V UVLO options
- Negative 5V handling capability on input pins
- Safety-related certifications:
- 7000VPK isolation DWV (planned) and 4242VPK isolation D per DIN V VDE V 0884-11:2017-01 and DIN EN 61010-1
- 5000VRMS DWV and 3000VRMS D isolation rating for 1 minute per UL 1577
- CQC certification per GB4943.1-2011 D and DWV (planned)
- CMOS inputs
- Operating temperature: –40°C to +125°C
The UCC53x0 is a family of single-channel, isolated gate drivers designed to drive MOSFETs, IGBTs, SiC MOSFETs, and GaN FETs (UCC5350SBD). The UCC53x0S provides a split output that controls the rise and fall times individually. The UCC53x0M connects the gate of the transistor to an internal clamp to prevent false turn-on caused by Miller current. The UCC53x0E has its UVLO2 referenced to GND2 to get a true UVLO reading.
The UCC53x0 is available in a 4mm SOIC-8 (D) or 8.5mm SOIC-8 (DWV) package and can support isolation voltage up to 3kVRMS and 5kVRMS, respectively. With these various options the UCC53x0 family is a good fit for motor drives and industrial power supplies.
Compared to an optocoupler, the UCC53x0 family has lower part-to-part skew, lower propagation delay, higher operating temperature, and higher CMTI.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 20 設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
UCC5320SCEVM-058 — UCC5320SC 隔離式閘極驅動器評估模組
UCC5320SCEVM is an Evaluation Module used to evaluate UCC53xx family of devices and it provides user with flexiblity of configuring driver to Split output, miller clamp or UVLO based on the device used . The EVM features enough test points & jumper options for one to evaluate the device (...)
使用指南: PDF
開發板
UCC5390ECDWVEVM — UCC5390ECDWV 10-A、10-A 5-kVRMS 隔離式單通道閘極驅動器評估模組
UCC5390ECDWVEVM is designed for evaluating the UCC53xxDWV family, which is a 5.0-kVRMS Isolated Single-Channel Gate Driver with 10-A source and 10-A sink peak current capability. This EVM could be served to evaluate the driver IC against its datsheet. The EVM can also be used as Driver IC (...)
使用指南: PDF
開發板
UCC5390SCDEVM-010 — 精巧型單通道 3-kVrms 隔離式 17-A 閘道驅動偏壓供電評估模組
The UCC5390SCDEVM-010 is a complete single channel isolated gate drive board including reconfigurable bias supply providing wide range of drive voltages. The EVM is based on a 17-A split output basic insulation UCC5390SCD Driver in SOIC-8 package. The design also includes SN6505B based bias supply (...)
使用指南: PDF
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
參考設計
TIDA-00914 — 具有小型 Δ-Σ 調變器的強化型隔離式相位電流感測參考設計
This reference design realizes a reinforced isolated 3-phase inverter sub-system using isolated IGBT gate drivers and isolated current/voltage sensors. Precise in-line shunt based motor phase current sensing is done with AMC1306E25 delta sigma modulators. The modulator output is Manchester-encoded (...)
參考設計
TIDA-01420 — 適用於工業驅動器的基本隔離式三相精巧型功率級參考設計
This three-phase, compact power stage reference design for industrial drives, which uses a UCC53xx gate driver to support basic capacitive isolation requirements, provides an increased lifespan and better propagation delay match over optocouplers to minimize inverter deadband distortions and (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
| SOIC (DWV) | 8 | Ultra Librarian |
訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。