Memory and Semiconductor Test Equipment

Memory and Semiconductor Test Equipment integrated circuits and reference designs.

Description

Our integrated circuits and reference designs help you create high accuracy testers at wafer, package and board levels enabling dense solutions for a high number of channels while minimizing channel-to-channel variation.

    Next generation semiconductor testers often require:

  • Highest levels of speed and accuracy through data acquisition channels
  • Tight temperature controls to minimize measurement drift
  • Precise reference voltage generation to improve measurement accuracy
  • Low jitter clock distribution to maximize SNR performance
  • Highly integrated, low-height power modules minimizing board-to-board spacing

Technical documents

Application notes & user guides

Application Notes (10)

Title Abstract Type Size (KB) Date Views
PDF 212 KB 18 Sep 2017 492
PDF 795 KB 20 Jul 2017 580
HTM 8 KB 14 Jun 2017 147
PDF 111 KB 09 Feb 2017 922
PDF 177 KB 03 Jan 2017 272
HTM 8 KB 17 May 2016 401
HTM 8 KB 16 Apr 2015 559
HTM 9 KB 10 Sep 2010 347
PDF 285 KB 28 Feb 2005 298
HTM 8 KB 14 Jun 2004 413

Product bulletin & white papers

White Papers (6)

Title Abstract Type Size (MB) Date Views
PDF 688 KB 01 Feb 2018 374
PDF 149 KB 08 Nov 2016 231
PDF 1.25 MB 15 Sep 2016 500
PDF 3.07 MB 01 Aug 2016 814
PDF 2.13 MB 31 Mar 2016 193
PDF 1011 KB 26 Jan 2016 279

Similar end equipment solutions

TI End-Equipment

All TI End-Equipment Solutions

Support & training

Try our support forums.
Search expert answers for this part Ask a new question

Content is provided 'AS IS' by the respective TI and Community contributors and does not constitute TI specifications.
See terms of use.

Other Support

Blogs & authored articles

Blogs