SBASA41D february   2021  – june 2023 AFE7950

PRODUCTION DATA  

  1.   1
  2. 1Features
  3. 2Applications
  4. 3Description
  5. 4Description (continued)
  6. 5Revision History
  7. 6Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Transmitter Electrical Characteristics
    6. 6.6  RF ADC Electrical Characteristics
    7. 6.7  PLL/VCO/Clock Electrical Characteristics
    8. 6.8  Digital Electrical Characteristics
    9. 6.9  Power Supply Electrical Characteristics
    10. 6.10 Timing Requirements
    11. 6.11 Switching Characteristics
    12. 6.12 Typical Characteristics
      1. 6.12.1  TX Typical Characteristics 800 MHz
      2. 6.12.2  TX Typical Characteristics at 1.8 GHz
      3. 6.12.3  TX Typical Characteristics at 2.6 GHz
      4. 6.12.4  TX Typical Characteristics at 3.5 GHz
      5. 6.12.5  TX Typical Characteristics at 4.9 GHz
      6. 6.12.6  TX Typical Characteristics at 8.1 GHz
      7. 6.12.7  TX Typical Characteristics at 9.6 GHz
      8. 6.12.8  RX Typical Characteristics at 800 MHz
      9. 6.12.9  RX Typical Characteristics at 1.75 GHz – 1.9 GHz
      10. 6.12.10 RX Typical Characteristics at 2.6 GHz
      11. 6.12.11 RX Typical Characteristics at 3.5 GHz
      12. 6.12.12 RX Typical Characteristics at 4.9 GHz
      13. 6.12.13 RX Typical Characteristics at 8.1GHz
      14. 6.12.14 RX Typical Characteristics at 9.6 GHz
      15. 6.12.15 PLL and Clock Typical Characteristics
  8. 7Device and Documentation Support
    1. 7.1 Receiving Notification of Documentation Updates
    2. 7.2 Support Resources
    3. 7.3 Trademarks
    4. 7.4 Electrostatic Discharge Caution
    5. 7.5 Glossary
  9. 8Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

TX Typical Characteristics at 3.5 GHz

Typical values at TA = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, fDAC = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with fREF = 491.52 MHz, AOUT = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, TX Clock Dither Enabled

GUID-96F3AFA2-8844-4B6A-A6FB-4592AC241877-low.gif
Aout = -0.5dFBS, 3.5 GHz Matching, included PCB and cable losses
Figure 6-118 TX Output Power vs Frequency
GUID-5EA1CD58-3D06-4786-AD35-0DAA9D803257-low.gif
3.5 GHz Matching, included PCB and cable losses
Differential Gain Error = POUT(DSA Setting – 1) – POUT(DSA Setting) + 1
Figure 6-120 TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz
GUID-E2AB98F4-C6A2-45BD-93F0-744CAF063C69-low.gif
3.5 GHz Matching, included PCB and cable losses
Integrated Gain Error = POUT(DSA Setting) – POUT(DSA Setting = 0) + (DSA Setting)
Figure 6-122 TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz
GUID-C603C850-0B4B-4F6F-AE3E-EB8CEEFB5486-low.gif
3.5 GHz Matching, included PCB and cable losses
Figure 6-124 TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz
GUID-0A079667-86A0-49D1-9269-E92CCD0F4AAC-low.gif
3.5 GHz Matching, included PCB and cable losses
Figure 6-126 TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz
GUID-603B13B1-0D6E-4239-A95D-49D44BA03C85-low.gif
3.5 GHz Matching, 1TX
Figure 6-128 TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz
GUID-A92455E1-4E29-466A-9B68-D9FC9949F7F1-low.gif
3.5 GHz Matching, 1TX
Figure 6-130 TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz
GUID-711FE1A2-27DA-48FA-BF6F-DF02356AF7E3-low.gif
3.5 GHz Matching, 1TX
Differential Phase Error = PhaseOUT(DSA Setting – 1) – PhaseOUT(DSA Setting)
Figure 6-132 TX Uncalibrated Differential Phase Error vs DSA setting and Temperature at 3.5 GHz
GUID-22D8AEE8-81DC-4550-92F9-1FE696E660CA-low.gif
3.5 GHz Matching, 1TX
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting=0)
Figure 6-134 TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz
GUID-A8C9877D-74EC-48E5-928B-8BE3F4FC9A70-low.gif
fDAC=11796.48MSPS, interleave mode, matching at 3.5GHz, Aout = –13 dBFS.
Figure 6-136 TX NSD vs DSA Setting at 3.5 GHz
GUID-3614931F-7770-4488-97AB-CACA92BCCCE4-low.gif
20-MHz tone spacing, 3.5 GHz Matching
Figure 6-138 TX IMD3 vs Digital Amplitude and Channel at 3.5 GHz
GUID-5F4840BA-6C38-40D8-82E2-937DBFA76657-low.gif
3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
Figure 6-140 TX 20-MHz LTE ACPR vs DSA Setting at 3.5 GHz
GUID-F175F534-9F05-44C9-B35C-84548A7CF75C-low.gif
3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
Figure 6-142 TX 20-MHz LTE ACPR vs Digital Level at 3.5 GHz
GUID-E3A54FF5-5FD2-4001-9B97-B466F40E16D8-low.gif
Matching at 3.5 GHz, fDAC = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency
Figure 6-144 TX Single Tone HD2 vs Frequency and Digital Level at 3.5 GHz
GUID-B26CB067-3943-4AF6-B1A2-33EDCADEB598-low.gif
Matching at 3.5 GHz, fDAC = 11.79648GSPS, interleave mode.
Figure 6-146 TX Single Tone (–1 dBFS) Output Spectrum at 3.5 GHz (0 - fDAC)
GUID-2C74330B-1C88-4653-9118-D5F9E482714E-low.gif
Matching at 3.5 GHz, fDAC = 11.79648GSPS, interleave mode.
Figure 6-148 TX Single Tone (–12 dBFS) Output Spectrum at 3.5 GHz (0-fDAC)
GUID-D7D159E5-5AEF-4FFE-B85F-7E81A6EE2D71-low.gif
Aout = -0.5dFBS, 3.5 GHz Matching, included PCB and cable losses
Figure 6-119 TX Output Power vs DSA Setting at 3.5 GHz
GUID-6D95D8DF-8CA0-41E0-8AD5-2F7D073BE2E8-low.gif
3.5 GHz Matching, included PCB and cable losses
Differential Gain Error = POUT(DSA Setting – 1) – POUT(DSA Setting) + 1
Figure 6-121 TX Calibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz
GUID-AB238888-333B-4126-AEA6-B799C761C8D3-low.gif
3.5 GHz Matching, included PCB and cable losses
Integrated Gain Error = POUT(DSA Setting) – POUT(DSA Setting = 0) + (DSA Setting)
Figure 6-123 TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz
GUID-B1247E5D-953A-43BA-9A74-184472FD62D0-low.gif
3.5 GHz Matching, included PCB and cable losses
Phase DNL spike may occur at any DSA setting.
Figure 6-125 TX Calibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz
GUID-4B78903C-42D8-406F-BF83-279043A312C4-low.gif
3.5 GHz Matching, included PCB and cable losses
Figure 6-127 TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz
GUID-3CFECD44-F1AF-422C-B6DD-0915CCE7D6B6-low.gif
3.5 GHz Matching, 1TX, Calibrated at 25°C
Figure 6-129 TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz
GUID-7DD4F10C-8462-43EA-A2AF-45F6668D9749-low.gif
3.5 GHz Matching, 1TX, Calibrated at 25°C
Figure 6-131 TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz
GUID-205BC097-5DBE-46BE-B8E0-E90BB8344B06-low.gif
3.5 GHz Matching, 1TX, Calibrated at 25°C
Differential Phase Error = PhaseOUT(DSA Setting – 1) – PhaseOUT(DSA Setting)
Figure 6-133 TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 3.5 GHz
GUID-9E73C16B-A3A4-4E53-A1AA-781E7A2635AE-low.gif
3.5 GHz Matching, 1TX, Calibrated at 25°C
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)
Figure 6-135 TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz
GUID-F58BFE01-1329-4DCE-A93C-E45AD93A5478-low.gif
20-MHz tone spacing, 3.5 GHz Matching, –13 dBFS each tone, included PCB and cable losses
Figure 6-137 TX IMD3 vs DSA Setting at 3.5 GHz
GUID-D786C6AA-E271-4D2B-892D-3EA07A8861D7-low.gif
3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
Figure 6-139 TX 20-MHz LTE Output Spectrum at 3.5 GHz (Band 42)
GUID-92D1339F-4425-41F3-8A0B-65646B29489B-low.gif
3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
Figure 6-141 TX 20-MHz LTE alt-ACPR vs DSA Setting at 3.5 GHz
GUID-E1D329D1-5D5B-42A6-84AE-4FF3137F3B6B-low.gif
3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
Figure 6-143 TX 20-MHz LTE alt-ACPR vs Digital Level at 3.5 GHz
GUID-CB11C262-85CF-4549-B24D-B975E8A90E4C-low.gif
Matching at 3.5 GHz, fDAC = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency. Dip is due to HD3 falling near DC.
Figure 6-145 TX Single Tone HD3 vs Frequency and Digital Level at 3.5 GHz
GUID-A0064976-5501-4B07-BA91-8C797B4F2277-low.gif
Matching at 3.5 GHz, fDAC = 11.79648GSPS, interleave mode.
Figure 6-147 TX Single Tone (–6 dBFS) Output Spectrum at 3.5 GHz (0-fDAC)