SLVSMQ2 July   2026 DLPC8545 , DLPC8555

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
    1.     6
    2. 4.1  Initialization, Board Level Test, and Debug
    3. 4.2  V-by-One Interface Input Data and Control
    4. 4.3  DSI Input Data and Clock
    5. 4.4  DMD SubLVDS Interface
    6. 4.5  DMD Reset and Low Speed Interfaces
    7. 4.6  Flash Interface
    8. 4.7  Peripheral Interfaces
    9. 4.8  GPIO Peripheral Interface
    10. 4.9  Clock and PLL Support
    11. 4.10 Power and Ground
    12. 4.11 I/O Type Subscript Definition
    13. 4.12 Internal Pullup and Pulldown Characteristics
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2.     21
    3. 5.2  ESD Ratings
    4. 5.3  Recommended Operating Conditions
    5. 5.4  Thermal Information
    6. 5.5  Power Electrical Characteristics
    7. 5.6  Pin Electrical Characteristics
    8. 5.7  DMD SubLVDS Interface Electrical Characteristics
    9.     28
    10. 5.8  DMD Low Speed Interface Electrical Characteristics
    11.     30
    12. 5.9  V-by-One Interface Electrical Characteristics
    13. 5.10 USB Electrical Characteristics
    14.     33
    15. 5.11 System Oscillator Timing Requirements
    16.     35
    17. 5.12 Power Supply and Reset Timing Requirements
    18.     37
    19. 5.13 V-by-One Interface General Timing Requirements
    20.     39
    21. 5.14 Flash Interface Timing Requirements
    22.     41
    23. 5.15 Source Frame Timing Requirements
    24.     43
    25. 5.16 Synchronous Serial Port Interface Timing Requirements
    26.     45
    27. 5.17 I2C Interface Timing Requirements
    28. 5.18 Programmable Output Clock Timing Requirements
    29. 5.19 JTAG Boundary Scan Interface Timing Requirements (Debug Only)
    30.     49
    31. 5.20 DMD Low Speed Interface Timing Requirements
    32.     51
    33. 5.21 DMD SubLVDS Interface Timing Requirements
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagrams
    3. 6.3 Feature Description
      1. 6.3.1 Input Sources
      2. 6.3.2 V-by-One Interface
      3. 6.3.3 DMD (SubLVDS) Interface
      4. 6.3.4 Serial Flash Interface
      5. 6.3.5 GPIO Supported Functionality
        1.       62
      6. 6.3.6 Debug Support
  8. 7 Power Supply Recommendations
    1. 7.1 System Power-Up and Power-Down Sequence
    2. 7.2 DMD Fast Park Control (PARKZ)
    3. 7.3 Power Supply Management
    4. 7.4 Hotplug Usage
    5. 7.5 Power Supplies for Unused Input Source Interfaces
  9. 8 Layout
    1. 8.1 Layout Guidelines
      1. 8.1.1 Layout Guideline for DLPC8545, or DLPC8555 Reference Clock
        1. 8.1.1.1 Recommended Clock Oscillator Configuration
      2. 8.1.2 V-by-One Interface Layout Considerations
      3. 8.1.3 DMD Maximum Pin-to-Pin, PCB Interconnects Etch Lengths
      4. 8.1.4 Power Supply Layout Guidelines
    2. 8.2 Thermal Considerations
  10. 9 Device and Documentation Support
    1. 9.1 Third-Party Products Disclaimer
    2. 9.2 Documentation Support
      1. 9.2.1 Related Documentation
    3. 9.3 Receiving Notification of Documentation Updates
    4. 9.4 Support Resources
    5. 9.5 Device Nomenclature
      1. 9.5.1 Device Markings
    6. 9.6 Trademarks
    7. 9.7 Electrostatic Discharge Caution
    8. 9.8 Glossary
      1. 9.8.1 Video Timing Parameter Definitions
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

4.10 Power and Ground

PINI/O (1)DESCRIPTION
NAMENO.
VDDA18_PLLMAL11PWR1.8V (Nominal) for the Main I/F PLL
VDDA18_PLLDJ13PWR1.8V (Nominal) for the DMD I/F PLL
VDD_COREAA13, AA15, AA21, AB16, AC13, AD6, AD8, AD18, AD20, AE9, AE11, AF14, AF16, AF20, AG7, AH6, AJ11, AL9, AL13, AL17, AL19, K8, K18, L9, L13, M6, M20, N15, N17, T6, T12, T14, T20, U19, V8, V10, Y6, Y20PWR
VDDAR_COREAB10, AB12, AJ9, AJ13, AJ15, AJ17, AJ19, AK8, N11, N13, P8, P18, R9, R19, W15, W17PWR
VDDA_CORE_DSIAR7PWR
VDDA_CORE_FPDAM16, AM18, AM20PWR0.8V (Nominal) Fixed Power for FPD core
VDDA_CORE_USBAM6PWR0.8V (Nominal) for USB Controller
VDDA_CORE_Vx1AM10, AM14PWR0.8V (Nominal) Fixed Power for Vx1 core
VDDA18_DDIJ7, J9, J11, J15, J17, J19PWR1.8V (Nominal) Fixed IO Power for SubLVDS DMD Interface
VDDA18_DSIAP8PWR1.8V (Nominal) for DSI
VDDA18_FPDAN15, AP16, AP18, AR19PWR1.8V (Nominal) Fixed Power for FPD I/O
VDDA18_USBAN7PWR1.8V (Nominal) for USB Phy
VDDA18_Vx1AM12, AP10, AP14PWR1.8V (Nominal) Fixed Power for Vx1I/O
VDDA33_USBAP6PWR3.3V (Nominal) for USB Phy
VDDS18_LVCMOS1AA5, AE5, AG5, AL5, W5
VDDS18_LVCMOS2N21, R21, U21, W21
VDDS18_OSCU5PWR1.8V (Nominal) Fixed Power for Reference Oscillator I/O
VDDSHV_FLSHAC21, AE21PWR1.8V or 3.3V (Nominal) Multi-Voltage IO Power for the Quad-Serial Flash Interface
VDDSHV_INTFAG21, AL21PWR1.8V or 3.3V (Nominal) Multi-Voltage IO Power for SPI and I2C I/O (including GPIO[8:0]) to support the PAD1000 in place of a PMIC I/O. Also HOST_IRQ.
VSSA1, A9, A23, A25, AA7, AA9, AA17, AA19, AB6, AB8, AB14, AB18, AB20, AC5, AC9, AC11, AC15, AC17, AD12, AD14, AD16, AE13, AE17, AF6, AF8, AF12, AF18, AG9, AG11, AG13, AG17, AG19, AH10, AH14, AH16, AH20, AK6, AK16, AK20, AL7, AL15, AM8, AN5, AN9, AN21, AP12, AP20, AR5, AR9, AR11, AR13, AR15, AR17, AR21, AT4, AT6, AT8, AT10, AT12, AT14, AT18, AT22, AU3, AU7, AU23, AV2, AV10, AV14, AW7, AW19, AY2, AY14, AY24, B16, BA1, BA7, BA19, BA25, BB2, BB14, BB24, C9, C23, D2, D16, G5, G7, G9, G11, G15, G17, G19, G21, H6, H8, H10, H12, H14, H16, H18, H20, J5, J21, K6, K10, K16, K20, L5, L7, L11, L15, L17, M2, M10, M14, M18    , N5, N7, P10, P12, P14, P20, R5, R11, R15, R17, T8, T10, T16, U7, U11, U15, U17, V6, V12, V14, V20, W7, W13, W19, Y8, Y10, Y12, Y14, Y18  RTNGround, at package level all grounds tie to VSS
VPPL21RTNManufacturing use only (efuse). Must be tied to ground.
(1) See Section 4.11 for more information on I/O definitions.