SLAS655G January   2010  – September 2020 MSP430F5418A , MSP430F5419A , MSP430F5435A , MSP430F5436A , MSP430F5437A , MSP430F5438A

PRODUCTION DATA  

  1. Features
  2. Applications
  3. Description
  4. Functional Block Diagrams
  5. Revision History
  6. Device Comparison
    1. 6.1 Related Products
  7. Terminal Configuration and Functions
    1. 7.1 Pin Diagrams
    2. 7.2 Signal Descriptions
  8. Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Active Mode Supply Current Into VCC Excluding External Current
    5. 8.5  Low-Power Mode Supply Currents (Into VCC) Excluding External Current
    6. 8.6  Thermal Resistance Characteristics
    7. 8.7  Schmitt-Trigger Inputs – General-Purpose I/O
    8. 8.8  Inputs – Ports P1 and P2
    9. 8.9  Leakage Current – General-Purpose I/O
    10. 8.10 Outputs – General-Purpose I/O (Full Drive Strength)
    11. 8.11 Outputs – General-Purpose I/O (Reduced Drive Strength)
    12. 8.12 Output Frequency – General-Purpose I/O
    13. 8.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)
    14. 8.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)
    15. 8.15 Crystal Oscillator, XT1, Low-Frequency Mode
    16. 8.16 Crystal Oscillator, XT1, High-Frequency Mode
    17. 8.17 Crystal Oscillator, XT2
    18. 8.18 Internal Very-Low-Power Low-Frequency Oscillator (VLO)
    19. 8.19 Internal Reference, Low-Frequency Oscillator (REFO)
    20. 8.20 DCO Frequency
    21. 8.21 PMM, Brownout Reset (BOR)
    22. 8.22 PMM, Core Voltage
    23. 8.23 PMM, SVS High Side
    24. 8.24 PMM, SVM High Side
    25. 8.25 PMM, SVS Low Side
    26. 8.26 PMM, SVM Low Side
    27. 8.27 Wake-up Times From Low-Power Modes and Reset
    28. 8.28 Timer_A
    29. 8.29 Timer_B
    30. 8.30 USCI (UART Mode) Clock Frequency
    31. 8.31 USCI (UART Mode)
    32. 8.32 USCI (SPI Master Mode) Clock Frequency
    33. 8.33 USCI (SPI Master Mode)
    34. 8.34 USCI (SPI Slave Mode)
    35. 8.35 USCI (I2C Mode)
    36. 8.36 12-Bit ADC, Power Supply and Input Range Conditions
    37. 8.37 12-Bit ADC, Timing Parameters
    38. 8.38 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage
    39. 8.39 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage
    40. 8.40 12-Bit ADC, Temperature Sensor and Built-In VMID
    41. 8.41 REF, External Reference
    42. 8.42 REF, Built-In Reference
    43. 8.43 Flash Memory
    44. 8.44 JTAG and Spy-Bi-Wire Interface
  9. Detailed Description
    1. 9.1  CPU
    2. 9.2  Operating Modes
    3. 9.3  Interrupt Vector Addresses
    4. 9.4  Memory Organization
    5. 9.5  Bootloader (BSL)
    6. 9.6  JTAG Operation
      1. 9.6.1 JTAG Standard Interface
      2. 9.6.2 Spy-Bi-Wire Interface
    7. 9.7  Flash Memory
    8. 9.8  RAM
    9. 9.9  Peripherals
      1. 9.9.1  Digital I/O
      2. 9.9.2  Oscillator and System Clock
      3. 9.9.3  Power-Management Module (PMM)
      4. 9.9.4  Hardware Multiplier (MPY)
      5. 9.9.5  Real-Time Clock (RTC_A)
      6. 9.9.6  Watchdog Timer (WDT_A)
      7. 9.9.7  System Module (SYS)
      8. 9.9.8  DMA Controller
      9. 9.9.9  Universal Serial Communication Interface (USCI)
      10. 9.9.10 TA0
      11. 9.9.11 TA1
      12. 9.9.12 TB0
      13. 9.9.13 ADC12_A
      14. 9.9.14 CRC16
      15. 9.9.15 Reference (REF) Module Voltage Reference
      16. 9.9.16 Embedded Emulation Module (EEM) (L Version)
      17. 9.9.17 Peripheral File Map
    10. 9.10 Input/Output Diagrams
      1. 9.10.1  Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger
      2. 9.10.2  Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger
      3. 9.10.3  Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger
      4. 9.10.4  Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger
      5. 9.10.5  Port P5 (P5.0 and P5.1) Input/Output With Schmitt Trigger
      6. 9.10.6  Port P5 (P5.2 and P5.3) Input/Output With Schmitt Trigger
      7. 9.10.7  Port P5 (P5.4 to P5.7) Input/Output With Schmitt Trigger
      8. 9.10.8  Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger
      9. 9.10.9  Port P7 (P7.0 and P7.1) Input/Output With Schmitt Trigger
      10. 9.10.10 Port P7 (P7.2 and P7.3) Input/Output With Schmitt Trigger
      11. 9.10.11 Port P7 (P7.4 to P7.7) Input/Output With Schmitt Trigger
      12. 9.10.12 Port P8 (P8.0 to P8.7) Input/Output With Schmitt Trigger
      13. 9.10.13 Port P9 (P9.0 to P9.7) Input/Output With Schmitt Trigger
      14. 9.10.14 Port P10 (P10.0 to P10.7) Input/Output With Schmitt Trigger
      15. 9.10.15 Port P11 (P11.0 to P11.2) Input/Output With Schmitt Trigger
      16. 9.10.16 Port PJ (PJ.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output
      17. 9.10.17 Port PJ (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output
    11. 9.11 Device Descriptors
  10. 10Device and Documentation Support
    1. 10.1  Getting Started
    2. 10.2  Device Nomenclature
    3. 10.3  Tools and Software
    4. 10.4  Documentation Support
    5. 10.5  Related Links
    6. 10.6  Support Resources
    7. 10.7  Trademarks
    8. 10.8  Electrostatic Discharge Caution
    9. 10.9  Export Control Notice
    10. 10.10 Glossary
  11. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Memory Organization

Table 9-2 summarizes the memory map for all devices.

Table 9-2 Memory Organization
MSP430F5419A
MSP430F5418A
MSP430F5436A
MSP430F5435A
MSP430F5438A
MSP430F5437A
Memory (flash)
Main: interrupt vector
Main: code memory
Total Size
Flash
Flash
128KB
00FFFFh to 00FF80h
025BFFh to 005C00h
192KB
00FFFFh to 00FF80h
035BFFh to 005C00h
256KB
00FFFFh to 00FF80h
045BFFh to 005C00h
Main: code memory Bank D N/A 23KB
035BFFh to 030000h
64KB
03FFFFh to 030000h
Bank C 23KB
025BFFh to 020000h
64KB
02FFFFh to 020000h
64KB
02FFFFh to 020000h
Bank B 64KB
01FFFFh to 010000h
64KB
01FFFFh to 010000h
64KB
01FFFFh to 010000h
Bank A 41KB
00FFFFh to 005C00h
41KB
00FFFFh to 005C00h
64KB
045BFFh to 040000h
00FFFFh to 005C00h
RAM Size 16 KB 16KB 16KB
Sector 3 4KB
005BFFh to 004C00h
4KB
005BFFh to 004C00h
4KB
005BFFh to 004C00h
Sector 2 4KB
004BFFh to 003C00h
4KB
004BFFh to 003C00h
4KB
004BFFh to 003C00h
Sector 1 4KB
003BFFh to 002C00h
4KB
003BFFh to 002C00h
4KB
003BFFh to 002C00h
Sector 0 4KB
002BFFh to 001C00h
4KB
002BFFh to 001C00h
4KB
002BFFh to 001C00h
Information memory (flash) Info A 128 B
0019FFh to 001980h
128 B
0019FFh to 001980h
128 B
0019FFh to 001980h
Info B 128 B
00197Fh to 001900h
128 B
00197Fh to 001900h
128 B
00197Fh to 001900h
Info C 128 B
0018FFh to 001880h
128 B
0018FFh to 001880h
128 B
0018FFh to 001880h
Info D 128 B
00187Fh to 001800h
128 B
00187Fh to 001800h
128 B
00187Fh to 001800h
Bootloader (BSL) memory (flash) BSL 3 512 B
0017FFh to 001600h
512 B
0017FFh to 001600h
512 B
0017FFh to 001600h
BSL 2 512 B
0015FFh to 001400h
512 B
0015FFh to 001400h
512 B
0015FFh to 001400h
BSL 1 512 B
0013FFh to 001200h
512 B
0013FFh to 001200h
512 B
0013FFh to 001200h
BSL 0 512 B
0011FFh to 001000h
512 B
0011FFh to 001000h
512 B
0011FFh to 001000h
Peripherals Size 4KB
000FFFh to 000000h
4KB
000FFFh to 000000h
4KB
000FFFh to 000000h