SLVSJK9 October   2025 SN74LVC1G09B

ADVANCE INFORMATION  

1.   1
2. 1 Features
3. 2 Applications
4. 3 Description
5.   5
6. 4 Pin Configuration and Functions
7. 5 Specifications
   1. 5.1 Absolute Maximum Ratings
   2. 5.2 ESD Ratings
   3. 5.3 Recommended Operating Conditions
   4. 5.4 Thermal Information
   5. 5.5 Electrical Characteristics
   6. 5.6 Switching Characteristics
8. 6 Detailed Description
   1. 6.1 Overview
   2. 6.2 Functional Block Diagram
   3. 6.3 Feature Description
      1. 6.3.1 Open-Drain CMOS Outputs
      2. 6.3.2 Partial Power Down (Ioff)
      3. 6.3.3 Standard CMOS Inputs
      4. 6.3.4 Clamp Diode Structure
   4. 6.4 Device Functional Modes
9. 7 Application and Implementation
   1. 7.1 Application Information
   2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
         1. 7.2.1.1 Power Considerations
         2. 7.2.1.2 Input Considerations
         3. 7.2.1.3 Output Considerations
      2. 7.2.2 Detailed Design Procedure
      3. 7.2.3 Application Curves
   3. 7.3 Power Supply Recommendations
   4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
10. 8 Device and Documentation Support
    1. 8.1 Documentation Support
       1. 8.1.1 Related Documentation
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
11. 9 Revision History
12. 10Mechanical, Packaging, and Orderable Information
    1. 10.1 Tape and Reel Information
    2. 10.2 Mechanical Data