SBVS197F May   2013  – October 2015 TPS7A8300

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configurations and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 ANY-OUT Programmable Output Voltage
      2. 7.3.2 Adjustable Operation
      3. 7.3.3 ANY-OUT Operation
      4. 7.3.4 2-A LDO with an Internal Charge Pump
        1. 7.3.4.1 Dropout Voltage (VDO)
        2. 7.3.4.2 Output Voltage Accuracy
        3. 7.3.4.3 Internal Charge Pump
      5. 7.3.5 Low-Noise, 0.8-V Reference
      6. 7.3.6 Internal Protection Circuitry
        1. 7.3.6.1 Undervoltage Lockout (UVLO)
        2. 7.3.6.2 Internal Current Limit (I(LIM))
        3. 7.3.6.3 Thermal Protection
      7. 7.3.7 Programmable Soft-Start
      8. 7.3.8 Power-Good Function
      9. 7.3.9 Integrated Resistance Network (ANY-OUT)
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operation with 1.1 V > VIN > 1.4 V
      2. 7.4.2 Operation with 1.4 V ≥ VIN > 6.5 V
      3. 7.4.3 Disabled
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Start-Up
        1. 8.1.1.1 Enable (EN) and Undervoltage Lockout (UVLO)
        2. 8.1.1.2 Noise-Reduction and Soft-Start Capacitor (CNR/SS)
        3. 8.1.1.3 Soft-Start and Inrush Current
      2. 8.1.2 Capacitor Recommendation
        1. 8.1.2.1 Input and Output Capacitor Requirements (CIN and COUT)
        2. 8.1.2.2 Feed-Forward Capacitor (CFF)
      3. 8.1.3 AC Performance
        1. 8.1.3.1 Power-Supply Ripple Rejection (PSRR)
        2. 8.1.3.2 Load-Step Transient Response
        3. 8.1.3.3 Noise
        4. 8.1.3.4 Behavior when Transitioning from Steady Dropout into Regulation
      4. 8.1.4 Power Dissipation (PD)
      5. 8.1.5 Estimating Junction Temperature
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 Do's and Don'ts
  9. Power-Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Board Layout
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
        1. 11.1.1.1 Evaluation Modules
        2. 11.1.1.2 Spice Models
      2. 11.1.2 Device Nomenclature
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Community Resources
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7 Detailed Description

7.1 Overview

The TPS7A8300 is a low-noise, high PSRR, low-dropout regulator capable of sourcing a 2-A load with only
125 mV of maximum dropout. The TPS7A8300 can operate down to 1.1-V input voltage and 0.8-V output voltage. This combination of low noise, high PSRR, and low output voltage makes the device an ideal low dropout (LDO) regulator to power a multitude of loads from noise-sensitive communication components in high-speed communication applications to high-end microprocessors or field-programmable gate arrays (FPGAs).

The TPS7A8300 block diagram contains several features, including:

  • A 2-A, low-dropout regulator with an internal charge pump,
  • Low-noise, 0.8-V reference,
  • Internal protection circuitry, such as undervoltage lockout (UVLO), foldback current limit, and thermal shutdown,
  • Programmable soft-start,
  • Power-good output, and
  • An integrated resistance network (ANY-OUT) with a 50-mV minimum resolution.

7.2 Functional Block Diagram

TPS7A8300 fbd_sbvs197.gif
NOTE: 32R = 193.6 kΩ (that is, 1R = 6.05 kΩ).

7.3 Feature Description

7.3.1 ANY-OUT Programmable Output Voltage

The TPS7A8300 does not require external resistors to set output voltage, which is typical of adjustable low-dropout voltage regulators (LDOs). However, the TPS7A8300 uses pins 5, 6, 7, 9, 10, and 11 to program the regulated output voltage. Each pin is either connected to ground (active) or left open (floating). ANY-OUT programming is set by Equation 1 as the sum of the internal reference voltage (VREF = 0.8 V) plus the accumulated sum of the respective voltages assigned to each active pin; that is, 50mV (pin 5), 100mV (pin 6), 200mV (pin 7), 400mV (pin 9), 800mV (pin 10), or 1.6V (pin 11). Table 1 summarizes these voltage values associated with each active pin setting for reference. By leaving all program pins open, or floating, the output is thereby programmed to the minimum possible output voltage equal to VREF.

Equation 1. TPS7A8300 q_vout_anyout_bvs204.gif

Table 1. ANY-OUT Programmable Output Voltage

ANY-OUT PROGRAM PINS (Active Low) ADDITIVE OUTPUT VOLTAGE LEVEL
Pin 5 (50mV) 50 mV
Pin 6 (100mV) 100 mV
Pin 7 (200mV) 200 mV
Pin 9 (400mV) 400 mV
Pin 10 (800mV) 800 mV
Pin 11 (1.6V) 1.6 V

Table 2 provides a full list of target output voltages and corresponding pin settings. The voltage setting pins have a binary weight; therefore, the output voltage can be programmed to any value from 0.8 V to 3.95 V in 50-mV steps.

There are several alternative ways to set the output voltage. The program pins can be driven using external general-purpose input/output pins (GPIOs), manually connected to ground using 0-Ω resistors (or left open), or hardwired by the given layout of the printed circuit board (PCB) to set the ANY-OUT voltage.

NOTE

For output voltages greater than 3.95 V, use a traditional adjustable configuration (see the Adjustable Operation section).

Table 2. User-Configurable Output Voltage Settings

VOUT(TARGET)
(V)
50mV 100mV 200mV 400mV 800mV 1.6V VOUT(TARGET)
(V)
50mV 100mV 200mV 400mV 800mV 1.6V
0.80 Open Open Open Open Open Open 2.40 Open Open Open Open Open GND
0.85 GND Open Open Open Open Open 2.45 GND Open Open Open Open GND
0.90 Open GND Open Open Open Open 2.50 Open GND Open Open Open GND
0.95 GND GND Open Open Open Open 2.55 GND GND Open Open Open GND
1.00 Open Open GND Open Open Open 2.60 Open Open GND Open Open GND
1.05 GND Open GND Open Open Open 2.65 GND Open GND Open Open GND
1.10 Open GND GND Open Open Open 2.70 Open GND GND Open Open GND
1.15 GND GND GND Open Open Open 2.75 GND GND GND Open Open GND
1.20 Open Open Open GND Open Open 2.80 Open Open Open GND Open GND
1.25 GND Open Open GND Open Open 2.85 GND Open Open GND Open GND
1.30 Open GND Open GND Open Open 2.90 Open GND Open GND Open GND
1.35 GND GND Open GND Open Open 2.95 GND GND Open GND Open GND
1.40 Open Open GND GND Open Open 3.00 Open Open GND GND Open GND
1.45 GND Open GND GND Open Open 3.05 GND Open GND GND Open GND
1.50 Open GND GND GND Open Open 3.10 Open GND GND GND Open GND
1.55 GND GND GND GND Open Open 3.15 GND GND GND GND Open GND
1.60 Open Open Open Open GND Open 3.20 Open Open Open Open GND GND
1.65 GND Open Open Open GND Open 3.25 GND Open Open Open GND GND
1.70 Open GND Open Open GND Open 3.30 Open GND Open Open GND GND
1.75 GND GND Open Open GND Open 3.35 GND GND Open Open GND GND
1.80 Open Open GND Open GND Open 3.40 Open Open GND Open GND GND
1.85 GND Open GND Open GND Open 3.45 GND Open GND Open GND GND
1.90 Open GND GND Open GND Open 3.50 Open GND GND Open GND GND
1.95 GND GND GND Open GND Open 3.55 GND GND GND Open GND GND
2.00 Open Open Open GND GND Open 3.60 Open Open Open GND GND GND
2.05 GND Open Open GND GND Open 3.65 GND Open Open GND GND GND
2.10 Open GND Open GND GND Open 3.70 Open GND Open GND GND GND
2.15 GND GND Open GND GND Open 3.75 GND GND Open GND GND GND
2.20 Open Open GND GND GND Open 3.80 Open Open GND GND GND GND
2.25 GND Open GND GND GND Open 3.85 GND Open GND GND GND GND
2.30 Open GND GND GND GND Open 3.90 Open GND GND GND GND GND
2.35 GND GND GND GND GND Open 3.95 GND GND GND GND GND GND

7.3.2 Adjustable Operation

The TPS7A8300 can be used either with the internal ANY-OUT network or using external resistors. Using the ANY-OUT network allows the TPS7A8300 to be programmed from 0.8 V to 3.95 V. To extend this range of output voltage operation to 5.0 V, external resistors must be used. This configuration is referred to as the adjustable configuration of the TPS7A8300 throughout this document. Regardless whether the internal resistor network or whether external resistors are used, the nominal output voltage of the device is set by two resistors, as shown in Figure 50. Using an internal resistor ensures a 1% matching and minimizes both the number of external components and layout footprint.

TPS7A8300 ai_adj_op_bvs197.gif Figure 50. Adjustable Operation for Maximum AC Performance

R1 and R2 can be calculated for any output voltage range using Equation 2. This resistive network must provide a current equal to or greater than 5 μA for optimum noise performance.

Equation 2. TPS7A8300 q_r1_bvs169.gif

If greater voltage accuracy is required, take into account the output voltage offset contributions resulting from the feedback pin current (IFB) and use 0.1% tolerance resistors.

Table 3 shows the resistor combination required to achieve a few of the most common rails using commercially-available, 0.1%-tolerance resistors to maximize nominal voltage accuracy while abiding to the formula shown in Equation 2.

Table 3. Recommended Feedback-Resistor Values

VOUT(TARGET)
(V)
FEEDBACK RESISTOR VALUES (1)
R1 (kΩ) R2 (kΩ)
1.00 2.55 10.2
1.20 5.9 11.8
1.50 9.31 10.7
1.80 18.7 15
1.90 15.8 11.5
2.50 24.3 11.5
3.00 31.6 11.5
3.30 35.7 11.5
5.00 105 20
(1) R1 is connected from OUT to FB; R2 is connected from FB to GND.

7.3.3 ANY-OUT Operation

Considering the use of the ANY-OUT internal network (where the unit resistance of 1R is equal to 6.05 kΩ) the output voltage is set by grounding the appropriate control pins, as shown in Figure 51. When grounded, all control pins add a specific voltage on top of the internal reference voltage (VREF = 0.8 V). The output voltage can be equated with Equation 4. Figure 51 and Figure 52 show a 1.2-V and 1-V output voltage, respectively, that provide an example of the circuit usage with and without BIAS voltage. These schematics are described in more detail in the Typical Application section.

TPS7A8300 ai_max_psrr_min_rms_bvs197.gif Figure 51. ANY-OUT Configuration Circuit
(1.4-V Input, 1.2-V Output, No External BIAS)
Equation 3. VOUT(NOM) = VREF + 0.4 V = 0.8 V + 0.4 V = 1.2 V
TPS7A8300 ai_min_rms_bvs197.gif Figure 52. ANY-OUT Configuration Circuit
(1.1-V Input, 1.0-V Output, 3-V BIAS Voltage)
Equation 4. VOUT(NOM) = VREF + 0.2 V = 0.8 V + 0.2 V = 1.0 V

7.3.4 2-A LDO with an Internal Charge Pump

The TPS7A8300 can be used either with the internal resistor network provided, or with the external component as a traditional adjustable LDO. Regardless of the implementation, the TPS7A8300 provides excellent regulation to 1% accuracy, excellent dropout voltage, and high output current capability.

If the input voltage is below 1.4 V, an external BIAS voltage must be supplied to maintain the dropout characteristics. The input voltage or the BIAS voltage is fed through to a internal charge pump to power the internal error amplifier providing the regulation.

7.3.4.1 Dropout Voltage (VDO)

Generally speaking, the dropout voltage often refers to the voltage difference between the input and output voltage (VDO = VIN – VOUT). However, in the , VDO is defined as the VIN – VOUT voltage at the rated current (IRATED), where the main current pass-FET is fully on in the ohmic region of operation and is characterized by the classic RDS(ON) of the FET. VDO indirectly specifies a minimum input voltage above the nominal programmed output voltage at which the output voltage is expected to remain within its accuracy boundary. If the input falls below this VDO limit (VIN < VOUT + VDO), then the output voltage decreases in order to follow the input voltage.

Dropout voltage is always determined by the RDS(ON) of the main pass-FET. Therefore, if the LDO operates below the rated current, then the VDO for that current scales accordingly. The RDS(ON) for the TPS7A8300 can be calculated using Equation 5:

Equation 5. TPS7A8300 q_rdson_bvs204.gif

7.3.4.2 Output Voltage Accuracy

Output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal output voltage stated as a percent. This accuracy error includes the errors introduced by the internal reference and the load and line regulation across the full range of rated load and line operating conditions over temperature, unless otherwise specified by the Electrical Characteristics. Output voltage accuracy also accounts for all variations between manufacturing lots.

7.3.4.3 Internal Charge Pump

The internal charge pump ensures proper operation without requiring an external BIAS voltage down to +1.4-V input voltage. Below a 1.4-V input voltage, a BIAS input voltage between 3.0 V and 6.5 V is required. Dropout plots in the ohmic region of the pass-FET are illustrated in the Typical Characteristics section (Figure 12 through Figure 17).

7.3.5 Low-Noise, 0.8-V Reference

The TPS7A8300 includes a low-noise reference ensuring minimal noise during operation because the internal reference is normally the dominant term in noise analysis. Further noise reduction can be achieved using the NR/SS pin and by adding an external CFF between the SNS pin and the FB pin.

7.3.6 Internal Protection Circuitry

7.3.6.1 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit monitors the input and bias voltage (VIN and VBIAS, respectively) to prevent the device from turning on before VIN and VBIAS rise above the lockout voltage. The UVLO circuit also causes a shutdown when VIN and VBIAS fall below the lockout voltage.

7.3.6.2 Internal Current Limit (I(LIM))

The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events. The LDO is not designed to operate in a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls when load impedance decreases. Note also that if a current limit occurs and the resulting output voltage is low, excessive power may be dissipated across the LDO, resulting in a thermal shutdown of the output.

A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If OUT is forced below 0 V before EN goes high and the load current required exceeds the foldback current limit, the device does not start up. In applications that function with both a positive and negative voltage supply, there are several ways to ensure proper start-up:

  • Enable the TPS7A8300 first and disable the device last.
  • Delaying the EN voltage with respect to the IN voltage allows the internal pull-down resistor to discharge any residual voltage at OUT. If a faster discharge rate is required, use an external resistor from OUT to GND.

7.3.6.3 Thermal Protection

The TPS7A8300 contains a thermal shutdown protection circuit to turn off the output current when excessive heat is dissipated in the LDO. Thermal shutdown occurs when the thermal junction temperature (TJ) of the main pass-FET exceeds 160°C (typical). Thermal shutdown hysteresis assures that the LDO resets again (turns on) when the temperature falls to 140°C (typical). The thermal time-constant of the semiconductor die is fairly short, and thus the output cycles on and off at a high rate when thermal shutdown is reached until the power dissipation is reduced.

For reliable operation, limit the junction temperature to a maximum of 125°C. To estimate the thermal margin in a given layout, increase the ambient temperature until the thermal protection shutdown is triggered using worst-case load and highest input voltage conditions. For good reliability, thermal shutdown occurs at least 45°C above the maximum expected ambient temperature condition for the application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A8300 is designed to protect against thermal overload conditions. The circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A8300 into thermal shutdown degrades device reliability.

7.3.7 Programmable Soft-Start

Soft-start refers to the ramp-up characteristic of the output voltage during LDO turn-on after EN and UVLO exceed the respective threshold voltage. The noise-reduction capacitor (CNR/SS) serves a dual purpose of both governing output noise reduction and programming the soft-start ramp during turn-on. See the Application and Implementation section on implementing a soft-start.

7.3.8 Power-Good Function

The TPS7A8300 has a power-good function that works by toggling the state of the PG output pin. When the output voltage falls below the PG threshold voltage (VIT(PG)), the PG pin open-drain output engages (low impedance to GND). When the output voltage exceeds the VIT(PG) threshold by an amount greater than VHYS(PG), the PG pin becomes high-impedance. By connecting a pull-up resistor to an external supply, any downstream device can receive PG as a logic signal. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving device or devices. Use a pull-up resistor from 10 kΩ to 100 kΩ for best results.

When employing the feed-forward capacitor (CFF), the turn-on time-constant for the LDO is increased and the power-good output time-constant stays the same, resulting in an invalid status of the LDO. To avoid this issue and receive a valid PG output, ensure that the time-constant of both the LDO and the power-good output match. For more details, see application report, Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator, SBVA042.

7.3.9 Integrated Resistance Network (ANY-OUT)

An internal resistance network is provided allowing the TPS7A8300 output voltage to be programmed easily between 0.8 V to 3.95 V with a 50-mV step.

7.4 Device Functional Modes

7.4.1 Operation with 1.1 V > VIN > 1.4 V

The TPS7A8300 requires a bias voltage on the BIAS pin ≥ 3.0 V if the high-current input supply voltage is between 1.1 to 1.4 V. The bias voltage pin consumes 2.3 mA, nominally.

7.4.2 Operation with 1.4 V ≥ VIN > 6.5 V

If the input voltage is equal to, or exceeds 1.4 V, no bias voltage is necessary. The device is automatically selected to be powered from the IN pin in this condition and the BIAS pin can be left floating.

7.4.3 Disabled

If the voltage on the EN pin is less than 0.5 V, the device is disabled and the output is high impedance. The output impedance of the LDO is then set by the gain setting resistors if a path to GND is provided between OUT and GND. Raising EN above 1.1 V (maximum) initiates the startup sequence of the device. In this state, quiescent current does not exceed 2.5 µA.