JAJS381E September   2009  – September 2018 TPS54218

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
    1.     Device Images
      1.      概略回路図
      2.      効率と出力電流との関係
  4. 改訂履歴
  5. 概要(続き)
  6. Pin Configuration and Functions
    1.     Pin Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Fixed Frequency PWM Control
      2. 8.3.2  Slope Compensation and Output Current
      3. 8.3.3  Bootstrap Voltage (Boot) and Low Dropout Operation
      4. 8.3.4  Error Amplifier
      5. 8.3.5  Voltage Reference
      6. 8.3.6  Adjusting the Output Voltage
      7. 8.3.7  Enable and Adjusting Undervoltage Lockout
      8. 8.3.8  Soft-Start Pin
      9. 8.3.9  Sequencing
      10. 8.3.10 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)
      11. 8.3.11 Overcurrent Protection
      12. 8.3.12 Frequency Shift
      13. 8.3.13 Reverse Overcurrent Protection
      14. 8.3.14 Synchronize Using the RT/CLK Pin
      15. 8.3.15 Power Good (PWRGD Pin)
      16. 8.3.16 Overvoltage Transient Protection
      17. 8.3.17 Thermal Shutdown
    4. 8.4 Device Functional Modes
      1. 8.4.1 Small Signal Model for Loop Response
      2. 8.4.2 Simple Small Signal Model for Peak Current Mode Control
      3. 8.4.3 Small Signal Model for Frequency Compensation
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1  Step One: Select the Switching Frequency
        2. 9.2.2.2  Step Two: Select the Output Inductor
        3. 9.2.2.3  Step Three: Choose the Output Capacitor
        4. 9.2.2.4  Step Four: Select the Input Capacitor
        5. 9.2.2.5  Step Five: Minimum Load DC COMP Voltage
        6. 9.2.2.6  Step Six: Choose the Soft-Start Capacitor
        7. 9.2.2.7  Step Seven: Select the Bootstrap Capacitor
        8. 9.2.2.8  Step Eight: Undervoltage Lockout Threshold
        9. 9.2.2.9  Step Nine: Select Output Voltage and Feedback Resistors
          1. 9.2.2.9.1 Output Voltage Limitations
        10. 9.2.2.10 Step 10: Select Loop Compensation Components
        11. 9.2.2.11 Power Dissipation Estimate
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12デバイスおよびドキュメントのサポート
    1. 12.1 デバイス・サポート
      1. 12.1.1 WEBENCH®ツールによるカスタム設計
      2. 12.1.2 開発サポート
    2. 12.2 商標
    3. 12.3 静電気放電に関する注意事項
    4. 12.4 Glossary
  13. 13メカニカル、パッケージ、および注文情報

Soft-Start Pin

The TPS54218 device regulates to the lower of the SS pin and the internal reference voltage. A capacitor on the SS pin to ground implements a soft-start time. The TPS54218 device has an internal pull-up current source of 2.07 μA which charges the external soft-start capacitor. Equation 4 calculates the required soft-start capacitor value where tSS is the desired soft-start time in ms, ISS is the internal soft-start charging current of 2.07 μA, and 0.9 V is the SS pin voltage at the SS to reference crossover point. Equation 4 represents a first order linear approximation of the SS time using the well-known relationship I = C*dV/dt. A constant current charging a capacitor will result in a fixed value for dV/dt and a linear charge from 0 V to the 0.9 V SS to reference crossover voltage. In use there are two factors that will cause the actual output voltage to deviate from this linear ideal ramp. At initial start, the COMP pin voltage may be below the minimum skip voltage. The TPS54218 will not begin to switch and the output voltage will not start to rise, until the RC compensation network from COMP to GND has charged above the skip threshold. At the end of the SS time, when the output has reached 90% of its final regulated value a “soft handoff” occurs to transition from the SS pin voltage to the internal reference at the non-inverting terminal of the error amplifier. When the SS pin voltage is at 0.9 V, the output voltage is defined to be within 98% typical of the final regulated voltage.

Equation 4. TPS54218 eq31_slvs974.gif

where

  • CSS is in nF
  • tSS is in ms
  • ISS is in µA

It is recommended to maintain the soft-start time in the range between 1 msec and 10 msec.

There are two conditions that can cause the SS pin to be intentionally discharged. If a fault condition occurs that results in the COMP pin voltage reaching its maximum voltage as during an over current condition, the comp pin is discharged to below 20 mV. Only the discharge voltage is specified, not the discharge current. This allows the TPS54218 to gracefully recover from an over current condition that may reduce the output voltage. If during normal operation, the input voltage goes below the UVLO, EN pin pulled below 1.2 V, or a thermal shutdown event occurs, the TPS54218 stops switching and the SS capacitor is discharged before reinitiating a powering up sequence. See Figure 46 for an example of this discharge behavior.