JAJSDB7B June   2017  – October 2021 TPS7A83A

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. 概要 (続き)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics: General
    6. 7.6 Electrical Characteristics: TPS7A8300A
    7. 7.7 Electrical Characteristics: TPS7A8301A
    8. 7.8 Typical Characteristics: TPS7A8300A
    9. 7.9 Typical Characteristics: TPS7A8301A
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Voltage Regulation Features
        1. 8.3.1.1 DC Regulation
        2. 8.3.1.2 AC and Transient Response
      2. 8.3.2 System Start-Up Features
        1. 8.3.2.1 Programmable Soft-Start (NR/SS)
        2. 8.3.2.2 Internal Sequencing
          1. 8.3.2.2.1 Enable (EN)
          2. 8.3.2.2.2 Undervoltage Lockout (UVLO) Control
          3. 8.3.2.2.3 Active Discharge
        3. 8.3.2.3 Power-Good Output (PG)
      3. 8.3.3 Internal Protection Features
        1. 8.3.3.1 Foldback Current Limit (ICL)
        2. 8.3.3.2 Thermal Protection (Tsd)
    4. 8.4 Device Functional Modes
      1. 8.4.1 Regulation
      2. 8.4.2 Disabled
  9. Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 External Component Selection
        1. 9.1.1.1 Adjustable Operation
        2. 9.1.1.2 ANY-OUT Programmable Output Voltage
        3. 9.1.1.3 ANY-OUT Operation
        4. 9.1.1.4 Increasing ANY-OUT Resolution for LILO Conditions
        5. 9.1.1.5 Recommended Capacitor Types
        6. 9.1.1.6 Input and Output Capacitor Requirements (CIN and COUT)
        7. 9.1.1.7 Feed-Forward Capacitor (CFF)
        8. 9.1.1.8 Noise-Reduction and Soft-Start Capacitor (CNR/SS)
      2. 9.1.2 Start Up
        1. 9.1.2.1 Soft-Start (NR/SS)
          1. 9.1.2.1.1 Inrush Current
        2. 9.1.2.2 Undervoltage Lockout (UVLO)
        3. 9.1.2.3 Power-Good (PG) Function
      3. 9.1.3 AC and Transient Performance
        1. 9.1.3.1 Power-Supply Rejection Ratio (PSRR)
        2. 9.1.3.2 Output Voltage Noise
        3. 9.1.3.3 Optimizing Noise and PSRR
          1. 9.1.3.3.1 Charge Pump Noise
        4. 9.1.3.4 Load Transient Response
      4. 9.1.4 DC Performance
        1. 9.1.4.1 Output Voltage Accuracy (VOUT)
        2. 9.1.4.2 Dropout Voltage (VDO)
          1. 9.1.4.2.1 Behavior When Transitioning From Dropout Into Regulation
      5. 9.1.5 Sequencing Requirements
      6. 9.1.6 Negatively Biased Output
      7. 9.1.7 Reverse Current
      8. 9.1.8 Power Dissipation (PD)
        1. 9.1.8.1 Estimating Junction Temperature
        2. 9.1.8.2 Recommended Area for Continuous Operation (RACO)
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Development Support
        1. 12.1.1.1 Evaluation Models
        2. 12.1.1.2 Spice Models
      2. 12.1.2 Device Nomenclature
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 サポート・リソース
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

ANY-OUT Programmable Output Voltage

The TPS7A83A can use either external resistors or the internally matched ANY-OUT feedback resistor network to set output voltage. The ANY-OUT resistors are accessible via pin 2 and pins 5 to 11 and are used to program the regulated output voltage. Each pin is can be connected to ground (active) or left open (floating), or connected to SNS. ANY-OUT programming is set by Equation 2 as the sum of the internal reference voltage (VNR/SS = 0.8 V) plus the accumulated sum of the respective voltages assigned to each active pin; that is, 50mV (pin 5), 100mV (pin 6), 200mV (pin 7), 400mV (pin 9), 800mV (pin 10), or 1.6V (pin 11). Table 9-2 summarizes these voltage values associated with each active pin setting for reference. By leaving all program pins open or floating, the output is thereby programmed to the minimum possible output voltage equal to VFB.

Equation 2. VOUT = VNR/SS + (Σ ANY-OUT Pins to Ground)
Table 9-2 ANY-OUT Programmable Output Voltage (RGR Package)
ANY-OUT PROGRAM PINS (Active Low) ADDITIVE OUTPUT VOLTAGE LEVEL
Pin 5 (50mV) 50 mV
Pin 6 (100mV) 100 mV
Pin 7 (200mV) 200 mV
Pin 9 (400mV) 400 mV
Pin 10 (800mV) 800 mV
Pin 11 (1.6V) 1.6 V

Table 9-3 provides a full list of target output voltages and corresponding pin settings when the ANY-OUT pins are only tied to ground or left floating. The voltage setting pins have a binary weight; therefore, the output voltage can be programmed to any value from 0.8 V to 3.95 V in 50-mV steps when tying these pins to ground. There are several alternative ways to set the output voltage. The program pins can be driven using external general-purpose input/output pins (GPIOs), manually connected using 0-Ω resistors (or left open), or hardwired by the given layout of the printed circuit board (PCB) to set the ANY-OUT voltage. As with the adjustable operation, the output voltage is set according to Equation 3 except that R1 and R2 are internally integrated and matched for higher accuracy. Tying any of the ANY-OUT pins to SNS can increase the resolution of the internal feedback network by lowering the value of R1; see the Section 9.1.1.4 section for additional information.

Equation 3. VOUT = VNR/SS × (1 + R1 / R2)
Note:

For output voltages greater than 3.95 V, use a traditional adjustable configuration (see the Section 9.1.1.1 section).

Table 9-3 User-Configurable Output Voltage Settings
VOUT(NOM)
(V)
50 mV 100 mV 200 mV 400 mV 800 mV 1.6 V VOUT(NOM)
(V)
50 mV 100 mV 200 mV 400 mV 800 mV 1.6 V
0.80 Open Open Open Open Open Open 2.40 Open Open Open Open Open GND
0.85 GND Open Open Open Open Open 2.45 GND Open Open Open Open GND
0.90 Open GND Open Open Open Open 2.50 Open GND Open Open Open GND
0.95 GND GND Open Open Open Open 2.55 GND GND Open Open Open GND
1.00 Open Open GND Open Open Open 2.60 Open Open GND Open Open GND
1.05 GND Open GND Open Open Open 2.65 GND Open GND Open Open GND
1.10 Open GND GND Open Open Open 2.70 Open GND GND Open Open GND
1.15 GND GND GND Open Open Open 2.75 GND GND GND Open Open GND
1.20 Open Open Open GND Open Open 2.80 Open Open Open GND Open GND
1.25 GND Open Open GND Open Open 2.85 GND Open Open GND Open GND
1.30 Open GND Open GND Open Open 2.90 Open GND Open GND Open GND
1.35 GND GND Open GND Open Open 2.95 GND GND Open GND Open GND
1.40 Open Open GND GND Open Open 3.00 Open Open GND GND Open GND
1.45 GND Open GND GND Open Open 3.05 GND Open GND GND Open GND
1.50 Open GND GND GND Open Open 3.10 Open GND GND GND Open GND
1.55 GND GND GND GND Open Open 3.15 GND GND GND GND Open GND
1.60 Open Open Open Open GND Open 3.20 Open Open Open Open GND GND
1.65 GND Open Open Open GND Open 3.25 GND Open Open Open GND GND
1.70 Open GND Open Open GND Open 3.30 Open GND Open Open GND GND
1.75 GND GND Open Open GND Open 3.35 GND GND Open Open GND GND
1.80 Open Open GND Open GND Open 3.40 Open Open GND Open GND GND
1.85 GND Open GND Open GND Open 3.45 GND Open GND Open GND GND
1.90 Open GND GND Open GND Open 3.50 Open GND GND Open GND GND
1.95 GND GND GND Open GND Open 3.55 GND GND GND Open GND GND
2.00 Open Open Open GND GND Open 3.60 Open Open Open GND GND GND
2.05 GND Open Open GND GND Open 3.65 GND Open Open GND GND GND
2.10 Open GND Open GND GND Open 3.70 Open GND Open GND GND GND
2.15 GND GND Open GND GND Open 3.75 GND GND Open GND GND GND
2.20 Open Open GND GND GND Open 3.80 Open Open GND GND GND GND
2.25 GND Open GND GND GND Open 3.85 GND Open GND GND GND GND
2.30 Open GND GND GND GND Open 3.90 Open GND GND GND GND GND
2.35 GND GND GND GND GND Open 3.95 GND GND GND GND GND GND