Note: TI has qualified multiple fabrication flows for this device.
Differences in performance are labeled by chip site origin (CSO). For system
robustness, designing for all flows is highly recommended. For more information,
please see
Section 8.1.1.