SCES982 May   2026 TXB0606

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
  6. Absolute Maximum Ratings
  7. ESD Ratings
  8. Recommended Operating Conditions
  9. Thermal Information
  10. Electrical Characteristics
  11. 10Switching Characteristics, VCCA = 0.9V
  12. 11Switching Characteristics, VCCA = 1.2V ± 0.1V
  13. 12Switching Characteristics, VCCA = 1.5V ± 0.1V
  14. 13Switching Characteristics, VCCA = 1.8V ± 0.15V
  15. 14Switching Characteristics: TMAX (-40°C to 125°C) 
  16. 15Operating Characteristics
  17. 16Typical Characteristics
  18. 17Parameter Measurement Information
  19. 18Detailed Description
    1. 18.1 Overview
    2. 18.2 Functional Block Diagram
    3. 18.3 Feature Description
      1. 18.3.1 Architecture
      2. 18.3.2 Input Driver Requirements
      3. 18.3.3 Output Load Considerations
      4. 18.3.4 Enable and Disable
      5. 18.3.5 Pullup or Pulldown Resistors on I/O Lines
      6. 18.3.6 Dummy Cycles
    4. 18.4 Device Functional Modes
  20. 19Application and Implementation
    1. 19.1 Application Information
    2. 19.2 Typical Application
      1. 19.2.1 Design Requirements
      2. 19.2.2 Detailed Design Procedure
      3. 19.2.3 Application Curves
    3. 19.3 Power Supply Recommendations
    4. 19.4 Layout
      1. 19.4.1 Layout Guidelines
      2. 19.4.2 Layout Example
  21. 20Device and Documentation Support
    1. 20.1 Documentation Support
      1. 20.1.1 Related Documentation
    2. 20.2 Receiving Notification of Documentation Updates
    3. 20.3 Trademarks
    4. 20.4 Electrostatic Discharge Caution
    5. 20.5 Glossary
  22. 21Revision History
  23. 22Mechanical, Packaging, and Orderable Information

Architecture

The TXB0606 architecture (see Figure 18-1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a DC state, the output drivers of the device maintain a high or low, but are designed to be weak, so the output drivers can be overdriven by an external driver when data on the bus flows the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 28Ω at VCCO = 1.8V , 22Ω at VCCO = 2.5V, and 21Ω at VCCO = 2.5V.

TXB0606 Architecture of TXB0606 Device I/O Cell Figure 18-1 Architecture of TXB0606 Device I/O Cell