SCPS275A July   2021  – December 2021 TCA9536

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 I2C Bus Timing Requirements
    8. 6.8 Switching Characteristics
    9. 6.9 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 I/O Port
      2. 8.3.2 P3 or Interrupt (INT) Output
      3. 8.3.3 Pull-up Disable Functionality
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power-On Reset
      2. 8.4.2 Powered-Up
    5. 8.5 Programming
      1. 8.5.1 I2C Interface
        1. 8.5.1.1 Writes
        2. 8.5.1.2 Reads
      2. 8.5.2 Software Reset Call
    6. 8.6 Register Maps
      1. 8.6.1 Device Address
      2. 8.6.2 Control Register and Command Byte
      3. 8.6.3 Register Descriptions
  9. 9 Application Information Disclaimer
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 Minimizing ICC When I/Os Control LEDs
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Power-On Reset
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

5 Pin Configuration and Functions

Figure 5-1 DTM Package, 8-Pin X2SON, Top View
Figure 5-2 DGK Package, 8-Pin VSSOP, Top View
Table 5-1 Pin Functions
PIN I/O DESCRIPTION
DGK DTM NAME
1 1 P0 I/O P-port input-output. Push-pull design structure. Internal pull-up resistor enabled by default.
2 8 P1 I/O P-port input-output. Push-pull design structure. Internal pull-up resistor enabled by default.
3 2 P2 I/O P-port input-output. Push-pull design structure. Internal pull-up resistor enabled by default.
4 3 GND — Ground
5 4 P3/INT I/O P-port input-output. Push-pull design structure. When configured as INT, operates as open drain. Internal pull-up resistor enabled by default.
6 5 SCL I/O Serial clock bus. Connect to VCC through a pull-up resistor
7 6 SDA I/O Serial data bus. Connect to VCC through a pull-up resistor
8 7 VCC — Supply voltage