SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
The register is used to control TPTC XID reorder configuration.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MSS_CTRL | 50D0 0808h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | MSS_TPTC_XID_REORDER_CFG_TPTC_A1_DISABLE | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | MSS_TPTC_XID_REORDER_CFG_TPTC_A0_DISABLE | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:9 | RESERVED | NONE | 0h | Reserved |
| 8 | MSS_TPTC_XID_REORDER_CFG_TPTC_A1_DISABLE | R/W | 0h | Writing 1'b1 will disable the CID-RID-SID reodering feature for MSS_TPTC_A1 |
| 7:1 | RESERVED | NONE | 0h | Reserved |
| 0 | MSS_TPTC_XID_REORDER_CFG_TPTC_A0_DISABLE | R/W | 0h | Writing 1'b1 will disable the CID-RID-SID reodering feature for MSS_TPTC_A0 |