SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
This register shows the status of all Temperature comparators events including masked events.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| TOP_CTRL | 50D8 0D08h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TSENSE_STATUS_RAW_S1_COLD | TSENSE_STATUS_RAW_S1_HOT | TSENSE_STATUS_RAW_S1_LOW_THRHLD | RESERVED | TSENSE_STATUS_RAW_S0_COLD | TSENSE_STATUS_RAW_S0_HOT | TSENSE_STATUS_RAW_S0_LOW_THRHLD |
| NONE | R | R | R | NONE | R | R | R |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:7 | RESERVED | NONE | 0h | Reserved |
| 6 | TSENSE_STATUS_RAW_S1_COLD | R | 0h | temperature Sensor 1 hot event detect 0 : event not occured 1 : event occurred **Note: This bit will only be reset by PORz. |
| 5 | TSENSE_STATUS_RAW_S1_HOT | R | 0h | temperature Sensor 1 cold event detect 0 : event not occured 1 : event occurred **Note: This bit will only be reset by PORz. |
| 4 | TSENSE_STATUS_RAW_S1_LOW_THRHLD | R | 0h | temperature Sensor 1 low threshold event detect 0 : event not occured 1 : event occurred **Note: This bit will only be reset by PORz. |
| 3 | RESERVED | NONE | 0h | Reserved |
| 2 | TSENSE_STATUS_RAW_S0_COLD | R | 0h | temperature Sensor 0 hot event detect 0 : event not occured 1 : event occurred **Note: This bit will only be reset by PORz. |
| 1 | TSENSE_STATUS_RAW_S0_HOT | R | 0h | temperature Sensor 0 cold event detect 0 : event not occured 1 : event occurred **Note: This bit will only be reset by PORz. |
| 0 | TSENSE_STATUS_RAW_S0_LOW_THRHLD | R | 0h | temperature Sensor 0 low threshold event detect 0 : event not occured 1 : event occurred **Note: This bit will only be reset by PORz. |