SWRZ137C December   2022  – December 2025 IWRL6432

PRODUCTION DATA  

  1.   1
  2.   ABSTRACT
  3. 1Introduction
  4. 2Device Nomenclature
  5. 3Device Markings
  6. 4Usage Notes
    1. 4.1 Power up sequence in power optimized topology
    2. 4.2 Meeting data sheet spec for 1.2V Digital LDO output path in BOM optimized topology
  7. 5Advisory to Silicon Variant / Revision Map
  8. 6Known Design Exceptions to Functional Specifications
    1. 6.1  ANA #48
    2. 6.2  ANA #49
    3. 6.3  ANA #50
    4. 6.4  ANA #51
    5. 6.5  ANA #52
    6. 6.6  ANA #57
    7. 6.7  DIG #1
    8. 6.8  DIG #2
    9. 6.9  DIG #3
    10. 6.10 DIG #4
    11. 6.11 DIG #5
    12. 6.12 DIG #6
    13. 6.13 DIG #7
    14. 6.14 DIG #8
    15. 6.15 DIG #9
    16. 6.16 DIG #10
    17. 6.17 DIG #14
    18. 6.18 DIG #15
    19. 6.19 DIG #16
  9. 7Trademarks
  10.   Revision History

6.8 DIG #2

UART: UARTA cannot be used to wake up the sequencer from Deep Sleep Low Power Mode

Revision(s) Affected

IWRL6432 ES1.0

Details

Universal Asynchronous Receiver-Transmitter A (UART A) cannot be used to wake up the processor core from Deep-Sleep mode. Currently UART B interrupts are connected to Wake-up Interrupt Controller lines.

Workaround

It is recommended to use other wake-up sources ( Controller Area Network - Flexible Data-rate (CAN-FD)/ UARTB/ Serial Peripheral Interface(SPI))

This has been fixed in ES2.0.