Product details

Function Clock generator Number of outputs 1 Output frequency (max) (MHz) 280 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type HSTL, LVPECL, LVTTL Output type LVDS, LVPECL, LVTTL Operating temperature range (°C) -40 to 85 Features 3.3-V VCC/VDD, Pin programmable Rating Catalog
Function Clock generator Number of outputs 1 Output frequency (max) (MHz) 280 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type HSTL, LVPECL, LVTTL Output type LVDS, LVPECL, LVTTL Operating temperature range (°C) -40 to 85 Features 3.3-V VCC/VDD, Pin programmable Rating Catalog
SSOP (DBQ) 24 51.9 mm² 8.65 x 6
  • Low-Jitter Clock Multiplier: ×1, ×2, ×4, ×8
  • Fail-Safe Power Up Initialization
  • Programmable Bidirectional Delay Steps of 1.3 mUI
  • Output Frequency Range of 25 MHz to 280 MHz
  • Input Frequency Range of 12.5 MHz to 240 MHz
  • Low Jitter Generation
  • Single-Ended REFCLK Input With Adjustable Trigger Level (Works With LVTTL, HSTL, and LVPECL)
  • Differential/Single-Ended Output
  • Output Can Drive LVPECL, LVDS, and LVTTL
  • Three Power Operating Modes to Minimize Power
  • Low Power Consumption (< 190 mW at 280 MHz/3.3 V)
  • Packaged in a Shrink Small-Outline Package (DBQ)
  • No External Components Required for PLL
  • Spread Spectrum Clock Tracking Ability to Reduce EMI (SSC)
  • APPLICATIONS
    • Video Graphics
    • Gaming Products
    • Datacom
    • Telecom
    • Noise Cancellation Created by FPGAs

  • Low-Jitter Clock Multiplier: ×1, ×2, ×4, ×8
  • Fail-Safe Power Up Initialization
  • Programmable Bidirectional Delay Steps of 1.3 mUI
  • Output Frequency Range of 25 MHz to 280 MHz
  • Input Frequency Range of 12.5 MHz to 240 MHz
  • Low Jitter Generation
  • Single-Ended REFCLK Input With Adjustable Trigger Level (Works With LVTTL, HSTL, and LVPECL)
  • Differential/Single-Ended Output
  • Output Can Drive LVPECL, LVDS, and LVTTL
  • Three Power Operating Modes to Minimize Power
  • Low Power Consumption (< 190 mW at 280 MHz/3.3 V)
  • Packaged in a Shrink Small-Outline Package (DBQ)
  • No External Components Required for PLL
  • Spread Spectrum Clock Tracking Ability to Reduce EMI (SSC)
  • APPLICATIONS
    • Video Graphics
    • Gaming Products
    • Datacom
    • Telecom
    • Noise Cancellation Created by FPGAs

The CDCF5801A provides clock multiplication from a reference clock (REFCLK) signal with the unique capability to delay or advance the CLKOUT/CLKOUTB with steps of only 1.3 mUI through a phase aligner. For every rising edge on the DLYCTRL pin the CLKOUT is delayed by a 1.3-mUI step size as long as the LEADLAG input detects a low signal at the time of the DLYCTRL rising edge. Similarly for every rising edge on the DLYCTRL pin the CLKOUT is advanced by a 1.3-mUI step size as long as the LEADLAG pin is high during the transition. This unique capability allows the device to phase align (zero delay) between CLKOUT/CLKOUTB and any one other CLK in the system by feeding the clocks that need to be aligned to the DLYCTRL and the LEADLAG pins. Also it provides the capability to program a fixed delay by providing the proper number of edges on the DLYCTRL pin, while strapping the LEADLAG pin to dc high or low. Further possible applications are:

  • Aligning the rising edge of the output clock signal to the input clock rising edge
  • Avoiding PLL instability in applications that require very long PLL feedback lines
  • Isolation of jitter and digital switching noise
  • Limitation of jitter in systems with good ppm frequency stability

The CDCF5801A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCF5801A provides clock multiplication and division from a reference clock (REFCLK) signal. The device is optimized to have extremely low jitter impact from input to output. The predivider pins MULT[0:1] and post-divider pins P[0:2] provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB frequencies ranging from 25 MHz to 280 MHz with clock input references (REFCLK) ranging from 12.5 MHz to 240 MHz. See for detailed frequency support. The selection of pins MULT[0:1] and P[1:2] determines the multiplication value of 1, 2, 4, or 8. The CDCF5801A offers several power-down/ high-impedance modes, selectable by pins P0, STOPB and PWRDN. Another unique capability of the CDCF5801A is the high sensitivity and wide common-mode range of the clock-input pin REFCLK by varying the voltage on the VDDREF pin. The clock signal outputs CLKOUT and CLKOUTB can be used independently to generate single-ended clock signals. The CLKOUT/CLKOUTB outputs can also be combined to generate a differential output signal suitable for LVDS, LVPECL, or HSTL/SSTL signaling. The CDCF5801A is characterized for operation over free-air temperatures of -40°C to 85°C.

The CDCF5801A provides clock multiplication from a reference clock (REFCLK) signal with the unique capability to delay or advance the CLKOUT/CLKOUTB with steps of only 1.3 mUI through a phase aligner. For every rising edge on the DLYCTRL pin the CLKOUT is delayed by a 1.3-mUI step size as long as the LEADLAG input detects a low signal at the time of the DLYCTRL rising edge. Similarly for every rising edge on the DLYCTRL pin the CLKOUT is advanced by a 1.3-mUI step size as long as the LEADLAG pin is high during the transition. This unique capability allows the device to phase align (zero delay) between CLKOUT/CLKOUTB and any one other CLK in the system by feeding the clocks that need to be aligned to the DLYCTRL and the LEADLAG pins. Also it provides the capability to program a fixed delay by providing the proper number of edges on the DLYCTRL pin, while strapping the LEADLAG pin to dc high or low. Further possible applications are:

  • Aligning the rising edge of the output clock signal to the input clock rising edge
  • Avoiding PLL instability in applications that require very long PLL feedback lines
  • Isolation of jitter and digital switching noise
  • Limitation of jitter in systems with good ppm frequency stability

The CDCF5801A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCF5801A provides clock multiplication and division from a reference clock (REFCLK) signal. The device is optimized to have extremely low jitter impact from input to output. The predivider pins MULT[0:1] and post-divider pins P[0:2] provide selection for frequency multiplication and division ratios, generating CLKOUT/CLOUTKB frequencies ranging from 25 MHz to 280 MHz with clock input references (REFCLK) ranging from 12.5 MHz to 240 MHz. See for detailed frequency support. The selection of pins MULT[0:1] and P[1:2] determines the multiplication value of 1, 2, 4, or 8. The CDCF5801A offers several power-down/ high-impedance modes, selectable by pins P0, STOPB and PWRDN. Another unique capability of the CDCF5801A is the high sensitivity and wide common-mode range of the clock-input pin REFCLK by varying the voltage on the VDDREF pin. The clock signal outputs CLKOUT and CLKOUTB can be used independently to generate single-ended clock signals. The CLKOUT/CLKOUTB outputs can also be combined to generate a differential output signal suitable for LVDS, LVPECL, or HSTL/SSTL signaling. The CDCF5801A is characterized for operation over free-air temperatures of -40°C to 85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet Clock Multiplier With Delay Control and Phase Alignment datasheet 15 Mar 2006
Application note A General Guideline: How to Use the CDCF5801A for Phase Alignment/Adjustment (Rev. B) 21 Oct 2005
Application note Using Configurable Active Delay Elements in CDCF5801A Feedback Loop 15 Sep 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

CDCF5801A IBIS Model

SCAC092.ZIP (12 KB) - IBIS Model
Bill of materials (BOM)

CDCF5801A EVM Schematic and BOM

SCAR095.ZIP (164 KB)
Gerber file

CDCF5801A EVM Gerber

SCAR094.ZIP (192 KB)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins CAD symbols, footprints & 3D models
SSOP (DBQ) 24 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos