Clock buffers
Browse by category
Our portfolio of clock buffers features ultra-low additive jitter and low output skew, and can operate across a wide temperature range for performance-oriented and cost-sensitive industrial, automotive and space applications. Supported industry-standard output formats include Low-Voltage Complementary Metal-Oxide Semiconductor, Low-Voltage Differential Signaling, Low-Voltage Positive Emitter-Coupled Logic, current-mode logic, High-Speed Current Steering Logic (HCSL) and Low-Power HCSL, with up to 20 outputs for Peripheral Component Interconnect Express 6.0 applications such as data centers and enterprise computing.
Select by buffer type
Single-ended buffers
Optimize your design and generate multiple copies of your LVCMOS clock source with our easy-to-use single-ended buffers.
Differential buffers
Generate multiple output frequencies for LVDS, LVPECL, HCSL and CML with our differential buffers.
Configurable buffers
Generate multiple output frequencies for a range of protocols with our configurable (pin-programmable) clock buffers.
Select by application
PCIe buffers
Space buffers
Featured clock buffers
Why choose clock buffer solutions?
Technical resources
The Importance of Clocks in Data Centers
Clocking for PCIe Applications
RC19XXX, 9QXL2001X vs. LMKDB1XXX, CDCDB2000 Drop-In Replacement Guide.
Discover featured applications
Elevate your data center with high-performance, PCIe-compliant clocks
Our buffer family provides low additive jitter and propagation delay, setting a standard for reliability and performance given the increasing demands of artificial intelligence and cloud computing.
Benefits:
- Performance suitable for various server applications.
- Peripheral Component Interconnect Express (PCIe) 1.0- to 6.0-compliant fanout buffer supporting two to 20 outputs.
- Supports any power-up sequence, with integrated 85Ω and 100Ω output impedance.
Featured resources
- LMKDB1120EVM – LMKDB1120 evaluation module for 20-output clock buffer for PCIe Gen 1 to Gen 6
- LMKDB1108EVM – LMKDB1108 evaluation module for eight-output clock buffer for PCIe Gen 1 to Gen 6
- LMKDB1202EVM – LMKDB1202 evaluation module
- PSPICE-FOR-TI – PSpice® for TI design and simulation tool
- PLLATINUMSIM-SW – Texas Instruments PLLatinum Simulator Tool
- TICSPRO-SW – Texas Instruments Clocks and Synthesizers (TICS) Pro Software
Minimize additive jitter in your switches, routers, optical networks and advanced wireless infrastructures with TI's high-performance differential, single-ended and PCIe 6.0 fanout buffers
Our clock buffer integrated circuits cater to wired and wireless communications, broadband fixed-line access, and infrastructure needs. Minimize additive jitter for high-speed data integrity and support LVCMOS, LVDS, LVPECL, HCSL and LP-HCSL output formats, including compliance with the PCIe 6.0 specification.
Benefits:
- Operate from 1.8VCC, maximize power efficiency, ensure reliable performance, and simplify system design.
- Enable flexible signal distribution across communication platforms.
- Achieve precise timing and reliable signal integrity.
Featured resources
- LMK1D1208 – 8-channel output LVDS 1.8-V, 2.5-V, and 3.3-V buffer
- CDCLVP1212 – Low jitter, 2-input selectable 1:12 universal-to-LVPECL buffer
- LMK1C1104 – 4-channel output LVCMOS 1.8-V buffer
- LMK1D1208EVM – LMK1D1208 evaluation module for low jitter 2:8 LVDS fan-out buffer
- LMK1C1104EVM – LMK1C1104 low jitter 1:4 LVCMOS fan-out buffer evaluation module
- CLOCK-TREE-ARCHITECT – Clock tree architect programming software
- PSPICE-FOR-TI – PSpice® for TI design and simulation tool
Achieve space-grade certification faster with our radiation-hardened, high-reliability clock products and resources
Our radiation-hardened clock buffering and clock distribution products for space and low Earth orbit missions help you meet your mission-critical design requirements.
Benefits:
- Ultra-low additive jitter and a low noise floor minimize clock signal degradation in high-channel-count electronically scanned phased arrays.
- Joint Electron Device Engineering Council JESD204 system reference support for data-converter synchronization up to 12.8GHz clock rates.
- Low channel-to-channel skew and skew drift minimize phase error between clock receivers.
Featured resources
- LMX1860-SEP – Radiation-tolerant, 300MHz to 15GHz, 1:4 RF buffer with SYSREF support (JESD204B/C) and FPGA clock
- CDCLVP111-SP – Radiation-hardened, QML-V, 1:10 high speed clock buffer with selectable input clock driver
Simplify ADAS and IVI systems with TI's LVCMOS- and PCIe-compliant buffers by reducing the total number of clock components needed
Our buffer family optimizes domain controller, cockpit and radar systems when maintaining signal integrity across systems on a chip is a priority.
Benefits:
- Output format suitable across advanced driver assistance system (ADAS) and in-vehicle infotainment (IVI) domains.
- Level-translation capability.
- PCIe 1.0- to 6.0-compliant fanout buffer supporting two to 20 outputs.
Featured resources
- LMK00804B-Q1 – Automotive, 1.5-V to 3.3-V, 1-to-4 high-performance LVCMOS fanout buffer & level translator
- LMK00804B-Q1EVM – 4-output low-jitter differential/LVCMOS-to-LVCMOS fan-out buffer evaluation board