LMK1C1108-Q1

PREVIEW

Product details

Number of outputs 8 Additive RMS jitter (typ) (fs) 19.2 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Output skew (ps) 25 Operating temperature range (°C) -40 to 125 Rating Automotive Output type LVCMOS Input type LVCMOS
Number of outputs 8 Additive RMS jitter (typ) (fs) 19.2 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Output skew (ps) 25 Operating temperature range (°C) -40 to 125 Rating Automotive Output type LVCMOS Input type LVCMOS
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm)
  • High-performance 1:2, 1:4, 1:6 and 1:8 LVCMOS clock buffer
  • Very low output skew:
    • LMK1C1102-Q1 and LMK1C1104-Q1
      • < 50ps
    • LMK1C1106-Q1 and LMK1C1108-Q1
      • < 55ps
  • Extremely low additive jitter:
    • LMK1C1102-Q1 and LMK1C1104-Q1
      • 7.5fs typical at VDD = 3.3V
      • 10fs typical at VDD = 2.5V
      • 19.2fs typical at VDD = 1.8V
    • LMK1C1106-Q1 and LMK1C1108-Q1
      • 12fs typical at VDD = 3.3V
      • 15fs typical at VDD = 2.5V
      • 28fs typical at VDD = 1.8V
  • Very low propagation delay < 3ns
  • Synchronous output enable
  • Supply voltage: 3.3V, 2.5V, or 1.8V
    • 3.3V tolerant input at all supply voltages
    • Fail-safe inputs
  • fmax = 250MHz for 3.3V fmax = 200MHz for 2.5V and 1.8V
  • Automotive Grade 1 (–40°C to 125°C)
  • AEC-Q100 qualified
  • Available in:
    • 14 and 16-Pin TSSOP Package
    • 8-Pin WSON Package
  • High-performance 1:2, 1:4, 1:6 and 1:8 LVCMOS clock buffer
  • Very low output skew:
    • LMK1C1102-Q1 and LMK1C1104-Q1
      • < 50ps
    • LMK1C1106-Q1 and LMK1C1108-Q1
      • < 55ps
  • Extremely low additive jitter:
    • LMK1C1102-Q1 and LMK1C1104-Q1
      • 7.5fs typical at VDD = 3.3V
      • 10fs typical at VDD = 2.5V
      • 19.2fs typical at VDD = 1.8V
    • LMK1C1106-Q1 and LMK1C1108-Q1
      • 12fs typical at VDD = 3.3V
      • 15fs typical at VDD = 2.5V
      • 28fs typical at VDD = 1.8V
  • Very low propagation delay < 3ns
  • Synchronous output enable
  • Supply voltage: 3.3V, 2.5V, or 1.8V
    • 3.3V tolerant input at all supply voltages
    • Fail-safe inputs
  • fmax = 250MHz for 3.3V fmax = 200MHz for 2.5V and 1.8V
  • Automotive Grade 1 (–40°C to 125°C)
  • AEC-Q100 qualified
  • Available in:
    • 14 and 16-Pin TSSOP Package
    • 8-Pin WSON Package

The LMK1C110x-Q1 is a modular, high-performance, low-skew, general-purpose clock buffer family from Texas Instruments. The entire family is designed with a modular approach in mind. Five different fan-out variations, 1:2, 1:4, 1:6 and 1:8 are available.

All family members share the same high performing characteristics such as low additive jitter, low skew, and wide operating temperature range.

The LMK1C110x-Q1 supports a synchronous output enable control (1G) which switches the outputs into a low state when 1G is low. These devices have a fail-safe input that prevents oscillation at the outputs in the absence of an input signal and allows for input signals before VDD is supplied.

The LMK1C110x-Q1 family are available in an Automotive Grade 1 (–40°C to 125°C) and AEC-Q100 qualified.

The LMK1C110x-Q1 is a modular, high-performance, low-skew, general-purpose clock buffer family from Texas Instruments. The entire family is designed with a modular approach in mind. Five different fan-out variations, 1:2, 1:4, 1:6 and 1:8 are available.

All family members share the same high performing characteristics such as low additive jitter, low skew, and wide operating temperature range.

The LMK1C110x-Q1 supports a synchronous output enable control (1G) which switches the outputs into a low state when 1G is low. These devices have a fail-safe input that prevents oscillation at the outputs in the absence of an input signal and allows for input signals before VDD is supplied.

The LMK1C110x-Q1 family are available in an Automotive Grade 1 (–40°C to 125°C) and AEC-Q100 qualified.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet LMK1C110x-Q1 1.8V, 2.5V, and 3.3V Low Noise LVCMOS Clock Buffer Family datasheet PDF | HTML Mar 25, 2026

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMK1C1104EVM — LMK1C1104 low jitter 1:4 LVCMOS fan-out buffer evaluation module

LMK1C1104 is a high-performance, low additive jitter LVCMOS clock buffer with one LVCMOS input, four LVCMOS outputs, and a global output enable pin. This evaluation module (EVM) is designed to demonstrate the electrical performance of the LMK1C1104, however, this EVM can also be used to evaluate (...)
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Design tool

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 16 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos