Product details

We are not able to display this information. Please refer to the product data sheet.
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree
  • High-Performance Floating-Point Digital Signal Processor (DSP)
       SM320C32-50EP (5 V)
    • 40-ns Instruction Cycle Time
    • 275 MOPS
    • 50 MFLOPS
    • 25 MIPS
       SM320C32-60EP (5 V)
    • 33-ns Instruction Cycle Time
    • 330 MOPS
    • 60 MFLOPS
    • 30 MIPS
  • 32-Bit High-Performance CPU
  • 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
  • 32-Bit Instruction Word, 24-Bit Addresses
  • Two 256 × 32-Bit Single-Cycle, Dual-Access On-Chip RAM Blocks
  • Flexible Boot-Program Loader
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port
    • Two 32-Bit Timers
    • Two-Channel Direct Memory Access (DMA) Coprocessor With Configurable Priorities
  • Enhanced External Memory Interface That Supports 8-/16-/32-Bit-Wide External RAM for Data Access and Program Execution From 16-/32-Bit-Wide External RAM
  • SMJ320C30 and SMJ320C31 Object Code Compatible
  • Fabricated Using Enhanced Performance Implanted CMOS (EPIC) Technology by Texas Instruments
  • 144-Pin Plastic Quad Flatpack (PCM Suffix) 5 V
  • Eight Extended-Precision Registers
  • Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • Two Low-Power Modes
  • Two- and Three-Operand Instructions
  • Parallel Arithmetic Logic Unit (ALU) and Multiplier Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing Support
  • One External Pin, PRGW, That Configures the External-Program-Memory Width to 16 or 32 Bits
  • Two Sets of Memory Strobes (STRB0\ and STRB1\) and One I/O Strobe (IOSTRB)\ Allow Zero-Glue Logic Interface to Two Banks of Memory and One Bank of External Peripherals
  • Separate Bus-Control Registers for Each Strobe-Control Wait-State Generation, External Memory Width, and Data Type Size
  • STRB0\ and STRB1\ Memory Strobes Handle 8-, 16-, or 32-Bit External Data Accesses (Reads and Writes)
  • Multiprocessor Support Through the HOLD\ and HOLDA\ Signals Is Valid for All Strobes

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
EPIC is a trademark of Texas Instruments Incorporated.
All trademarks are the property of their respective owners.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree
  • High-Performance Floating-Point Digital Signal Processor (DSP)
       SM320C32-50EP (5 V)
    • 40-ns Instruction Cycle Time
    • 275 MOPS
    • 50 MFLOPS
    • 25 MIPS
       SM320C32-60EP (5 V)
    • 33-ns Instruction Cycle Time
    • 330 MOPS
    • 60 MFLOPS
    • 30 MIPS
  • 32-Bit High-Performance CPU
  • 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
  • 32-Bit Instruction Word, 24-Bit Addresses
  • Two 256 × 32-Bit Single-Cycle, Dual-Access On-Chip RAM Blocks
  • Flexible Boot-Program Loader
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port
    • Two 32-Bit Timers
    • Two-Channel Direct Memory Access (DMA) Coprocessor With Configurable Priorities
  • Enhanced External Memory Interface That Supports 8-/16-/32-Bit-Wide External RAM for Data Access and Program Execution From 16-/32-Bit-Wide External RAM
  • SMJ320C30 and SMJ320C31 Object Code Compatible
  • Fabricated Using Enhanced Performance Implanted CMOS (EPIC) Technology by Texas Instruments
  • 144-Pin Plastic Quad Flatpack (PCM Suffix) 5 V
  • Eight Extended-Precision Registers
  • Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • Two Low-Power Modes
  • Two- and Three-Operand Instructions
  • Parallel Arithmetic Logic Unit (ALU) and Multiplier Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing Support
  • One External Pin, PRGW, That Configures the External-Program-Memory Width to 16 or 32 Bits
  • Two Sets of Memory Strobes (STRB0\ and STRB1\) and One I/O Strobe (IOSTRB)\ Allow Zero-Glue Logic Interface to Two Banks of Memory and One Bank of External Peripherals
  • Separate Bus-Control Registers for Each Strobe-Control Wait-State Generation, External Memory Width, and Data Type Size
  • STRB0\ and STRB1\ Memory Strobes Handle 8-, 16-, or 32-Bit External Data Accesses (Reads and Writes)
  • Multiprocessor Support Through the HOLD\ and HOLDA\ Signals Is Valid for All Strobes

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
EPIC is a trademark of Texas Instruments Incorporated.
All trademarks are the property of their respective owners.

The SM320C32-EP is a member of the 320C3x generation of digital signal processors from Texas Instruments. The SM320C32-EP is an enhanced 32-bit floating-point processor manufactured in 0.7-um triple-level-metal CMOS technology. The enhancements to the 320C3x architecture include a variable-width external-memory interface, faster instruction cycle time, power-down modes, two-channel DMA coprocessor with configurable priorities, flexible bootloader, relocatable interrupt-vector table, and edge- or level-triggered interrupts.

The internal busing and special digital signal processing instruction set of the SM320C32-EP have the speed and flexibility to execute up to 50 million floating-point operations per second (MFLOPS). The SM320C32-EP optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

The SM320C32-EP is a member of the 320C3x generation of digital signal processors from Texas Instruments. The SM320C32-EP is an enhanced 32-bit floating-point processor manufactured in 0.7-um triple-level-metal CMOS technology. The enhancements to the 320C3x architecture include a variable-width external-memory interface, faster instruction cycle time, power-down modes, two-channel DMA coprocessor with configurable priorities, flexible bootloader, relocatable interrupt-vector table, and edge- or level-triggered interrupts.

The internal busing and special digital signal processing instruction set of the SM320C32-EP have the speed and flexibility to execute up to 50 million floating-point operations per second (MFLOPS). The SM320C32-EP optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet SM320C32-EP Digital Signal Processor Data Sheet datasheet 18 Sep 2002
* VID SM320C32-EP VID V6203616 21 Jun 2016

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tool

PROCESSORS-3P-SEARCH — Arm®-based MPU, Arm-based MCU and DSP third-party search tool

TI has partnered with companies to offer a wide range of software, tools, and SOMs using TI processors to accelerate your path to production. Download this search tool to quickly browse our third-party solutions and find the right third-party to meet your needs. The software, tools and modules (...)
Package Pins Download
QFP (PCM) 144 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos