제품 상세 정보

Technology family ACT Rating Military Operating temperature range (°C) -55 to 125
Technology family ACT Rating Military Operating temperature range (°C) -55 to 125
CFP (HFP) 132 582.2569 mm² 24.13 x 24.13
  • Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
  • Two Independent 512 × 36 Clocked FIFOs Buffering Data in Opposite Directions
  • Mailbox-Bypass Register for Each FIFO
  • Programmable Almost-Full and Almost-Empty Flags
  • Microprocessor Interface Control Logic
  • IRA, ORA, AEA\, and AFA\ Flags Synchronized by CLKA
  • Released as DESC SMD (Standard Microcircuit Drawing) 5962-9562801QYA
  • IRB, ORB, AEB\, and AFB\ Flags Synchronized by CLKB
  • Low-Power 0.8-um Advanced CMOS Technology
  • Supports Clock Frequencies up to 50 MHz
  • Fast Access Times of 13 ns
  • Packaged in 132-Pin Ceramic Quad Flat Package
  • Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
  • Two Independent 512 × 36 Clocked FIFOs Buffering Data in Opposite Directions
  • Mailbox-Bypass Register for Each FIFO
  • Programmable Almost-Full and Almost-Empty Flags
  • Microprocessor Interface Control Logic
  • IRA, ORA, AEA\, and AFA\ Flags Synchronized by CLKA
  • Released as DESC SMD (Standard Microcircuit Drawing) 5962-9562801QYA
  • IRB, ORB, AEB\, and AFB\ Flags Synchronized by CLKB
  • Low-Power 0.8-um Advanced CMOS Technology
  • Supports Clock Frequencies up to 50 MHz
  • Fast Access Times of 13 ns
  • Packaged in 132-Pin Ceramic Quad Flat Package

The SN54ACT3632 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 50 MHz and has read access times as fast as 11 ns. Two independent 512 × 36 dual-port SRAM FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN54ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input-ready (IRA, IRB) flag and almost-full (AFA\, AFB\) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty (AEA\, AEB\) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.

The SN54ACT3632 is characterized for operation over the full military temperature range of -55°C to 125°C.

For more information on this device family, see the following application reports:

  • FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control
    (literature number SCAA007)
  • Interfacing TI Clocked FIFOs With TI Floating-Point Digital Signal Processors (literature number SCAA005)
  • Metastability Performance of Clocked FIFOs (literature number SCZA004)

The SN54ACT3632 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 50 MHz and has read access times as fast as 11 ns. Two independent 512 × 36 dual-port SRAM FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN54ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input-ready (IRA, IRB) flag and almost-full (AFA\, AFB\) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty (AEA\, AEB\) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.

The SN54ACT3632 is characterized for operation over the full military temperature range of -55°C to 125°C.

For more information on this device family, see the following application reports:

  • FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control
    (literature number SCAA007)
  • Interfacing TI Clocked FIFOs With TI Floating-Point Digital Signal Processors (literature number SCAA005)
  • Metastability Performance of Clocked FIFOs (literature number SCZA004)

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기11
유형 직함 날짜
* Data sheet 512 X 36 X 2 Clocked Bidirectional First-In, First-Out datasheet (Rev. A) 1998/04/01
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 2021/07/26
Selection guide Logic Guide (Rev. AB) 2017/06/12
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015/12/02
User guide LOGIC Pocket Data Book (Rev. B) 2007/01/16
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08
Application note Selecting the Right Level Translation Solution (Rev. A) 2004/06/22
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002/08/29
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 1997/06/01
Application note Designing With Logic (Rev. C) 1997/06/01
Application note Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc 1996/04/01

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 다운로드
CFP (HFP) 132 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상