首頁 數據轉換器 類比轉數位轉換器 (ADC) 高速 ADC (≥10 MSPS)
首頁
數據轉換器
類比轉數位轉換器 (ADC)
高速 ADC (≥10 MSPS)

ADC3548

現行

具有 LVDS 介面和高達 32768x 降取的 14 位元、單通道、250MSPS ADC

立即訂購
產品規格表

ADC3548

現行
產品規格表 立即訂購

產品詳細資料

Sample rate (max) (Msps) 250 Resolution (Bits) 14 Number of input channels 1 Interface type DDR LVDS Analog input BW (MHz) 1400 Features Decimating Filter, Differential Inputs, High Dynamic Range, High Performance, Input buffer, Low latency, Low power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 330 Architecture Pipeline SNR (dB) 74 ENOB (Bits) 12 SFDR (dB) 83 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 250 Resolution (Bits) 14 Number of input channels 1 Interface type DDR LVDS Analog input BW (MHz) 1400 Features Decimating Filter, Differential Inputs, High Dynamic Range, High Performance, Input buffer, Low latency, Low power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 330 Architecture Pipeline SNR (dB) 74 ENOB (Bits) 12 SFDR (dB) 83 Operating temperature range (°C) -40 to 85 Input buffer Yes
VQFNP (RTD) 64 81 mm² (9 mm × 9 mm)
  • 14-bit, single channel 250 and 500MSPS ADC
  • Noise spectral density: -158.5dBFS/Hz
  • Thermal Noise: 74.5dBFS
  • Single core (non-interleaved) ADC architecture
  • Power consumption:
    • 435mW (500MSPS)
    • 369mW (250MSPS)
  • Aperture jitter: 75fs
  • Buffered analog inputs
    • Programmable 100 and 200Ω termination
  • Input fullscale: 2Vpp
  • Full power input bandwidth (-3dB): 1.4GHz
  • Spectral performance (fIN = 70MHz, -1dBFS):
    • SNR: 73.8dBFS
    • SFDR HD2,3: 82dBc
    • SFDR worst spur: 94dBFS
  • Digital down-converters (DDCs)
    • Up to four independent DDC
    • Complex and real decimation
    • Decimation: 2x, 4x to 32768x decimation
    • 48-bit NCO phase coherent frequency hopping
  • DDR/Serial LVDS interface
    • 16-bit Parallel SDR, DDR LVDS for DDC bypass
    • Serial LVDS for decimation
    • 32-bit output option for high decimation
  • 14-bit, single channel 250 and 500MSPS ADC
  • Noise spectral density: -158.5dBFS/Hz
  • Thermal Noise: 74.5dBFS
  • Single core (non-interleaved) ADC architecture
  • Power consumption:
    • 435mW (500MSPS)
    • 369mW (250MSPS)
  • Aperture jitter: 75fs
  • Buffered analog inputs
    • Programmable 100 and 200Ω termination
  • Input fullscale: 2Vpp
  • Full power input bandwidth (-3dB): 1.4GHz
  • Spectral performance (fIN = 70MHz, -1dBFS):
    • SNR: 73.8dBFS
    • SFDR HD2,3: 82dBc
    • SFDR worst spur: 94dBFS
  • Digital down-converters (DDCs)
    • Up to four independent DDC
    • Complex and real decimation
    • Decimation: 2x, 4x to 32768x decimation
    • 48-bit NCO phase coherent frequency hopping
  • DDR/Serial LVDS interface
    • 16-bit Parallel SDR, DDR LVDS for DDC bypass
    • Serial LVDS for decimation
    • 32-bit output option for high decimation

The ADC3548 and ADC3549 (ADC354x) is a 14-bit, 250 and 500MSPS, single channel analog to digital converter (ADC). The device is designed for high signal-to-noise ratio (SNR) and delivers a noise spectral density as low as -158.5dBFS/Hz.

The power efficient ADC architecture consumes 435mW at 500MSPS and provides power scaling with lower sampling rates (369mW at 250MSPS).

The ADC354x includes a quad band digital down-converter (DDC) supporting wide band decimation by 2 to narrow band decimation by 32768. The DDC uses a 48-bit NCO which supports phase coherent and phase continuous frequency hopping.

The ADC354x is outfitted with a flexible LVDS interface. In decimation bypass mode, the device uses a 14-bit wide parallel SDR or DDR LVDS interface. When using decimation, the output data is transmitted using a serial LVDS interface reducing the number of lanes needed as decimation increases. For high decimation rates, the output resolution can be increased to 32-bit.

The ADC3548 and ADC3549 (ADC354x) is a 14-bit, 250 and 500MSPS, single channel analog to digital converter (ADC). The device is designed for high signal-to-noise ratio (SNR) and delivers a noise spectral density as low as -158.5dBFS/Hz.

The power efficient ADC architecture consumes 435mW at 500MSPS and provides power scaling with lower sampling rates (369mW at 250MSPS).

The ADC354x includes a quad band digital down-converter (DDC) supporting wide band decimation by 2 to narrow band decimation by 32768. The DDC uses a 48-bit NCO which supports phase coherent and phase continuous frequency hopping.

The ADC354x is outfitted with a flexible LVDS interface. In decimation bypass mode, the device uses a 14-bit wide parallel SDR or DDR LVDS interface. When using decimation, the output data is transmitted using a serial LVDS interface reducing the number of lanes needed as decimation increases. For high decimation rates, the output resolution can be increased to 32-bit.
filter 尋找其它 高速 ADC (≥10 MSPS)
下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 6
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 ADC354x Single Channel 14-bit 250MSPS and 500MSPS Analog-to-Digital Converter (ADC) datasheet (Rev. C) PDF | HTML 2025/7/9
應用說明 Optimizing IFF Transponder Turnaround Time Using Ultra-Low Latency ADCs PDF | HTML 2026/7/16
類比設計期刊 高速轉換器奈奎斯特(Nyquist)孔周圍取樣 PDF | HTML Download English Version PDF | HTML 2025/5/23
應用說明 Comparing Active vs. Passive High-Speed/RF A/D Converter Front Ends PDF | HTML 2025/3/28
應用說明 Evaluating High-Speed, RF ADC Converter Front-end Architectures PDF | HTML 2025/3/26
應用說明 Improving MSPS ADC’s SFDR While Relaxing AAF Requirements and Using Integrated DDC Features PDF | HTML 2025/2/18

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC3669EVM — ADC3669 評估模組

ADC3669EVM 是可用於評估 ADC3669 系列高速 ADC 的評估模組 (EVM)。ADC3669EVM 配備一個 ADC3669。ADC3669 是一款具有 LVDS 介面的 16 位元雙通道 ADC，執行取樣率高達 500MSPS。ADC3669EVM 可評估所有裝置速度等級和通道數量。
使用指南: PDF | HTML
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFNP (RTD) 64 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片