ADC3660
- Dual channel
- 16-bit 65 MSPS ADC (max output rate = 31 Msps)
- Noise floor: –159 dBFS/Hz
- Ultra-low power: 71 mW/ch at 65 MSPS
- 16-Bit, no missing codes
- INL: ±2 LSB; DNL: ±0.2 LSB
- Reference: external or internal
- Input bandwidth: 900 MHz (3 dB)
- Industrial temperature range: –40°C to +105°C
- On-chip digital down converter
- Decimation by 2, 4, 8, 16, 32
- 32-bit NCO
- Serial CMOS interface
- Single 1.8-V supply
- Small footprint: 40-WQFN (5 mm × 5 mm) package
- Spectral performance (fIN = 5 MHz):
- SNR: 81.9 dBFS
- SFDR: 88 dBc HD2, HD3
- SFDR: 102 dBFS worst spur
The ADC3660 device is a low-noise, ultra-low power, 16-bit, 65-MSPS dual-channel, high-speed analog-to-digital converter (ADCs). Designed for low power consumption, the device delivers a noise spectral density of –159 dBFS/Hz, combined with excellent linearity and dynamic range. The ADC3660 offers excellent dc precision, together with IF sampling support, which make the device an excellent choice for a wide range of applications. The ADC consumes only 71 mW/ch at 65 MSPS, and power consumption scales very well with lower sampling rates. In bypass mode (up to 31 MSPS) the output data is available after 1 or 2 clock cycles.
The ADC3660 uses a serial CMOS (SCMOS) interface to output the data which minimizes the number of digital interconnects. The device supports a two-lane, a one-lane and a half lane option. The serialized CMOS interface supports output rates to 250 Mbps which translates to ~ 15 MSPS (2-wire) to ~ 3.75 MSPS (0.5-wire) output rates after complex decimation. Hence the ADC3660 can be operated in oversampling + decimating mode using the internal decimation filter in order to improve the dynamic range and relax external anti-aliasing filter.
The device comes in a 40-pin WQFN package (5 mm × 5 mm) and supports the extended industrial temperature range of –40 to +105⁰C.
我們的 ADC3660 系列贏得 2021 年世界電子產品成就獎 (WEAA) 放大器/資料轉換類別的年度最佳產品。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | ADC3660 16-Bit, 0.5 to 65-MSPS, Low-Noise, Low Power Dual Channel ADC datasheet (Rev. B) | PDF | HTML | 2022/3/22 | ||
| 應用說明 | Evaluating High-Speed, RF ADC Converter Front-end Architectures | PDF | HTML | 2025/3/26 | |||
| 應用說明 | High-Speed ADC: How to Properly Terminate Single-ended CMOS Digital Outputs | 2020/12/9 | ||||
| 應用說明 | High Speed SAR ADC: Data Rate, Performance, and Pin Count Optimization | PDF | HTML | 2020/12/8 | |||
| 類比設計期刊 | How to simplify AFE filtering via high‐speed ADCs with internal digital filters | 2020/1/10 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC3660EVM — ADC3660 雙路、16 位元、0.5MSPS 至 65MSPS、低雜訊、超低功耗 ADC 評估模組
DATACONVERTERPRO-SW — 高速資料轉換器 Pro GUI 安裝程式,v5.31
這款高速資料轉換器專業 GUI 是一款 PC(與 Windows® XP/7/10 相容)程式,旨在協助評估大多數 TI 高速資料轉換器 [類比轉數位轉換器 (ADC) 和數位轉類比轉換器 (DAC)] 和類比前端 (AFE) 平台。DATACONVERTERPRO-SW 旨在支援整個 TSW14xxx 系列資料擷取和模式產生卡,為時域和頻域中的資料轉換器分析提供強大且快速的解決方案,並支援單音、多音和調變訊號。此 GUI 也與 TI 模式產生 GUI 相容,可快速合成單音、多音和調變訊號。
使用者可以向 DATACONVERTERPRO-SW 提供自訂模式,以載入到 TI DAC。支援從 (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (RSB) | 40 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。