首頁 數據轉換器 類比轉數位轉換器 (ADC) 高速 ADC (≥10 MSPS)
首頁
數據轉換器
類比轉數位轉換器 (ADC)
高速 ADC (≥10 MSPS)

ADC3683-SP

現行

Radiation-hardened, QML-V, 300krad, 18 bit, two channel 65MSPS low-latency low-power ADC

立即訂購
產品規格表

ADC3683-SP

現行
產品規格表 立即訂購

產品詳細資料

Sample rate (max) (Msps) 65 Resolution (Bits) 18 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 200 Features Bypass Mode, Decimating Filter, Differential Inputs, Dual Channel, High Dynamic Range, High Performance, Internal Reference, LVDS interface, Low Power, Low latency Rating Space Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 186 Architecture SAR SNR (dB) 83 ENOB (Bits) 13.5 SFDR (dB) 85 Operating temperature range (°C) -55 to 105 Input buffer No Radiation, TID (typ) (krad) 300 Radiation, SEL (MeV·cm2/mg) 75
Sample rate (max) (Msps) 65 Resolution (Bits) 18 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 200 Features Bypass Mode, Decimating Filter, Differential Inputs, Dual Channel, High Dynamic Range, High Performance, Internal Reference, LVDS interface, Low Power, Low latency Rating Space Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 186 Architecture SAR SNR (dB) 83 ENOB (Bits) 13.5 SFDR (dB) 85 Operating temperature range (°C) -55 to 105 Input buffer No Radiation, TID (typ) (krad) 300 Radiation, SEL (MeV·cm2/mg) 75
CFP (HBP) 64 862.0096 mm² (29.36 mm × 29.36 mm)
  • Screening and radiation performance:
    • QMLV screening and reliability
    • Total ionizing dose (TID): 300krad (Si)
    • Single event latch-up (SEL): 75MeV-cm2/mg
  • Ambient temperature range: ­-55°C to 105°C
  • Dual channel ADC
  • 18-bit 65MSPS
  • Noise Floor: -160dBFS/Hz
  • Low power and optimized power scaling:
    • 64mW/ch (10MSPS)
    • 84mW/ch (65MSPS)
  • Latency:
    • 1 clock cycle in 1-wire mode
    • 2 clock cycles in 2-wire mode
  • 18-bit, no missing codes
  • INL: ±7LSB, DNL: ±0.7LSB
  • Internal or external reference
  • Input bandwidth: 200MHz (-3dB)
  • Optional digital down converter (DDC):
    • Real or complex decimation
    • Decimation by 2, 4, 8, 16, and 32
    • 32-bit NCO
  • Serial LVDS (SLVDS) interface (2-, 1-, and 1/2-wire)
  • Spectral performance (FIN = 5MHz):
    • SNR: 83.6dBFS
    • SFDR: 87.1dBc
    • Non HD23: 102dBC
  • Screening and radiation performance:
    • QMLV screening and reliability
    • Total ionizing dose (TID): 300krad (Si)
    • Single event latch-up (SEL): 75MeV-cm2/mg
  • Ambient temperature range: ­-55°C to 105°C
  • Dual channel ADC
  • 18-bit 65MSPS
  • Noise Floor: -160dBFS/Hz
  • Low power and optimized power scaling:
    • 64mW/ch (10MSPS)
    • 84mW/ch (65MSPS)
  • Latency:
    • 1 clock cycle in 1-wire mode
    • 2 clock cycles in 2-wire mode
  • 18-bit, no missing codes
  • INL: ±7LSB, DNL: ±0.7LSB
  • Internal or external reference
  • Input bandwidth: 200MHz (-3dB)
  • Optional digital down converter (DDC):
    • Real or complex decimation
    • Decimation by 2, 4, 8, 16, and 32
    • 32-bit NCO
  • Serial LVDS (SLVDS) interface (2-, 1-, and 1/2-wire)
  • Spectral performance (FIN = 5MHz):
    • SNR: 83.6dBFS
    • SFDR: 87.1dBc
    • Non HD23: 102dBC

The ADC3683-SP is a low latency, low noise, and ultra low power 18-bit 65MSPS high-speed dual channel ADC. Designed for best noise performance, the ADC delivers a noise spectral density of −160dBFS/Hz combined with excellent linearity and dynamic range. The ADC3683-SP offers DC precision together with IF sampling support to enable the design of a wide range of applications. The low latency architecture (as low as 1 clock cycle latency) and high sample rate also enable high speed control loops. The ADC consumes only 84mW/ch (1/2-swing enabled) at 65Msps and the power consumption scales well with sampling rate.

The device uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device also integrates a digital down converter (DDC) to help reduce the data rate and lower system power consumption. The ADC3683-SP is pin-to-pin compatible with the 14-bit, 125MSPS, ADC3664-SP. The device comes in a 64-pin CFP package (10.9mm x 10.9mm), and supports a temperature range from −55°C to +125°C.

The ADC3683-SP is a low latency, low noise, and ultra low power 18-bit 65MSPS high-speed dual channel ADC. Designed for best noise performance, the ADC delivers a noise spectral density of −160dBFS/Hz combined with excellent linearity and dynamic range. The ADC3683-SP offers DC precision together with IF sampling support to enable the design of a wide range of applications. The low latency architecture (as low as 1 clock cycle latency) and high sample rate also enable high speed control loops. The ADC consumes only 84mW/ch (1/2-swing enabled) at 65Msps and the power consumption scales well with sampling rate.

The device uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device also integrates a digital down converter (DDC) to help reduce the data rate and lower system power consumption. The ADC3683-SP is pin-to-pin compatible with the 14-bit, 125MSPS, ADC3664-SP. The device comes in a 64-pin CFP package (10.9mm x 10.9mm), and supports a temperature range from −55°C to +125°C.
filter 尋找其它 高速 ADC (≥10 MSPS)
下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 ADC3683-SP Radiation-Hardness-Assured 18-Bit, Dual Channel, 1 to 65MSPS, Low Latency, Low Noise, Ultra Low Power, Analog-to-Digital Converter (ADC) datasheet (Rev. A) PDF | HTML 2024/12/13
* 輻射及可靠性報告 ADC3683-SP Total Ionizing Dose (TID) Radiation Report 2025/2/6
* 輻射及可靠性報告 ADC3683-SP Single Event Effects Report (Rev. A) PDF | HTML 2024/11/22

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC3683EVMCVAL — ADC3683-SP 評估模組

ADC3683 評估模組 (EVM) 專為評估 ADC3683-SP 高速類比轉數位轉換器 (ADC) 所設計。本 EVM 搭載 ADC3683-SP 晶片，該晶片為具備串列 LVDS 介面的 18 位元、雙通道 65MSPS ADC。
使用指南: PDF | HTML
支援產品和硬體
有庫存
限制：
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

ADC3683-SP IBIS Model

SBAM518.ZIP (53 KB) - IBIS 模型
支援產品和硬體
設計工具

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
CFP (HBP) 64 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片