ADC3910D125
- Sampling rate up to 125MSPS
- Latency: 1 clock cycle
- Low power (2 channel):
- 92mW at 125MSPS
- 59mW at 25MSPS
- 4mW in PD mode
- Small footprint: 32-VQFN (4mm x 4mm)
- Single or dual channel ADC
- Dual digital comparators
- Reference: internal or external
- No missing codes, ±1 LSB INL
- Buffered, differential or single ended inputs
- Input bandwidth: 150MHz (3-dB)
- Single 1.8V supply
- Optional 3.3VIO capability
- Industrial temperature range: -40 to 105°C
- On-chip digital filter
(optional)
- Decimation by 2, 4, 8, 16
- Parallel (SDR, DDR) and serial CMOS interface
- Spectral performance
(fIN = 5MHz):
- SNR: 61dBFS
- SFDR: 65dBc
The ADC3910Dx and ADC3910Sx are a family ultra-low power 10-bit 125MSPS high-speed single and dual channel analog-to-digital converters. High-speed control loops benefit from the short latency of only 1 clock cycle. The ADC consumes only 92mW at 125Msps with a power consumption that scales with lower sampling rates.
The device uses DDR, HDDR, SDR or serial CMOS interface to output the data from +1.8V to +3.3V to accommodate various receiver requirements. The device implements analog monitoring function by event triggered interrupts per channel using a digital comparator with programmable high and low thresholds, hysteresis, and event counter. The device is a pin-to-pin compatible family of ADCs with 8 and 10-bit resolution and different speed grades. The device is available in a 32-pin VQFN package, and supports industrial temperature range from -40 to +105°C.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | ADC3910Dx and ADC3910Sx 10-bit, 25 to 125MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers datasheet (Rev. A) | PDF | HTML | 2024/5/15 | ||
| 應用說明 | High-Speed ADC: How to Properly Terminate Single-ended CMOS Digital Outputs | 2020/12/9 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC3910D125EVM — ADC3910D125 評估模組
ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RSM) | 32 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。