ADC3910D125

現行

產品詳細資料

Sample rate (max) (Msps) 125 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, Serial CMOS Analog input BW (MHz) 150 Features Decimating Filter, Differential Inputs, Input buffer, Low power, Out of Range Indicator, Power Down Rating Catalog Peak-to-peak input voltage range (V) 1.9 Power consumption (typ) (mW) 98 Architecture SAR SNR (dB) 60.8 ENOB (Bits) 9.8 SFDR (dB) 67 Operating temperature range (°C) -40 to 105 Input buffer Yes
Sample rate (max) (Msps) 125 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, Serial CMOS Analog input BW (MHz) 150 Features Decimating Filter, Differential Inputs, Input buffer, Low power, Out of Range Indicator, Power Down Rating Catalog Peak-to-peak input voltage range (V) 1.9 Power consumption (typ) (mW) 98 Architecture SAR SNR (dB) 60.8 ENOB (Bits) 9.8 SFDR (dB) 67 Operating temperature range (°C) -40 to 105 Input buffer Yes
VQFN (RSM) 32 16 mm² (4 mm × 4 mm)
  • Sampling rate up to 125MSPS
  • Latency: 1 clock cycle
  • Low power (2 channel):
    • 92mW at 125MSPS
    • 59mW at 25MSPS
    • 4mW in PD mode
  • Small footprint: 32-VQFN (4mm x 4mm)
  • Single or dual channel ADC
  • Dual digital comparators
  • Reference: internal or external
  • No missing codes, ±1 LSB INL
  • Buffered, differential or single ended inputs
  • Input bandwidth: 150MHz (3-dB)
  • Single 1.8V supply
    • Optional 3.3VIO capability
  • Industrial temperature range: -40 to 105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16
  • Parallel (SDR, DDR) and serial CMOS interface
  • Spectral performance (fIN = 5MHz):
    • SNR: 61dBFS
    • SFDR: 65dBc
  • Sampling rate up to 125MSPS
  • Latency: 1 clock cycle
  • Low power (2 channel):
    • 92mW at 125MSPS
    • 59mW at 25MSPS
    • 4mW in PD mode
  • Small footprint: 32-VQFN (4mm x 4mm)
  • Single or dual channel ADC
  • Dual digital comparators
  • Reference: internal or external
  • No missing codes, ±1 LSB INL
  • Buffered, differential or single ended inputs
  • Input bandwidth: 150MHz (3-dB)
  • Single 1.8V supply
    • Optional 3.3VIO capability
  • Industrial temperature range: -40 to 105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16
  • Parallel (SDR, DDR) and serial CMOS interface
  • Spectral performance (fIN = 5MHz):
    • SNR: 61dBFS
    • SFDR: 65dBc

The ADC3910Dx and ADC3910Sx are a family ultra-low power 10-bit 125MSPS high-speed single and dual channel analog-to-digital converters. High-speed control loops benefit from the short latency of only 1 clock cycle. The ADC consumes only 92mW at 125Msps with a power consumption that scales with lower sampling rates.

The device uses DDR, HDDR, SDR or serial CMOS interface to output the data from +1.8V to +3.3V to accommodate various receiver requirements. The device implements analog monitoring function by event triggered interrupts per channel using a digital comparator with programmable high and low thresholds, hysteresis, and event counter. The device is a pin-to-pin compatible family of ADCs with 8 and 10-bit resolution and different speed grades. The device is available in a 32-pin VQFN package, and supports industrial temperature range from -40 to +105°C.

The ADC3910Dx and ADC3910Sx are a family ultra-low power 10-bit 125MSPS high-speed single and dual channel analog-to-digital converters. High-speed control loops benefit from the short latency of only 1 clock cycle. The ADC consumes only 92mW at 125Msps with a power consumption that scales with lower sampling rates.

The device uses DDR, HDDR, SDR or serial CMOS interface to output the data from +1.8V to +3.3V to accommodate various receiver requirements. The device implements analog monitoring function by event triggered interrupts per channel using a digital comparator with programmable high and low thresholds, hysteresis, and event counter. The device is a pin-to-pin compatible family of ADCs with 8 and 10-bit resolution and different speed grades. The device is available in a 32-pin VQFN package, and supports industrial temperature range from -40 to +105°C.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 ADC3910Dx and ADC3910Sx 10-bit, 25 to 125MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers datasheet (Rev. A) PDF | HTML 2024/5/15
應用說明 High-Speed ADC: How to Properly Terminate Single-ended CMOS Digital Outputs 2020/12/9

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC3910D125EVM — ADC3910D125 評估模組

ADC3910D125 評估模組 (EVM) 專為評估 ADC3910D125 系列高速類比轉數位轉換器 (ADC) 所設計。本 EVM 搭載 ADC3910D125 晶片,該晶片為具備 LVCMOS 介面的 10 位元、雙通道 125MSPS ADC,可評估該系列所有解析度、取樣率及單通道或雙通道裝置。
使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
設計工具

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RSM) 32 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片