產品詳細資料

Applications Wireless infrastructure Number of TXs and RXs 4 TX RF frequency (max) (MHz) 6000 RF frequency (min) (MHz) 600 Operating temperature range (°C) -40 to 85 Rating Catalog
Applications Wireless infrastructure Number of TXs and RXs 4 TX RF frequency (max) (MHz) 6000 RF frequency (min) (MHz) 600 Operating temperature range (°C) -40 to 85 Rating Catalog
FCBGA (ABJ) 400 289 mm² 17 x 17
  • Quad (AFE776xD) / Dual (AFE7728D) transmitters based on 0-IF up-conversion architecture:
    • Up to 650 MHz (AFE77x8D) / 730 MHz (AFE7769D) of RF transmitted DPD expansion bandwidth per chain
  • Quad (AFE776xD) / Dual (AFE7728D) receivers based on 0-IF down-conversion architecture:
    • Up to 200 MHz (AFE77x8D) / 300 MHz (AFE7769D) of RF received bandwidth per chain
  • Feedback chain based on direct RF sampling architecture:
    • Up to 650 MHz (AFE77x8D) / 730 MHz (AFE7769D) of RF observed DPD expansion bandwidth
  • Integrated CFR/DPD for PA linearization
    • Up to 200MHz (AFE77x8D) / 300MHz (AFE7769D) instantaneous bandwidth
    • Up to 650MHz (AFE77x8D) / 730MHz (AFE7769D) DPD expansion bandwidth
  • Integrated CFR/DPD for PA linearization
    • Multistage CFR with configurable cancelling pulses
    • Hardware accelerated DPD estimation engine
    • Signal Dynamics based corrector for GaN PA linearization
    • Smart data capture
  • RF frequency range: 600 MHz to 6 GHz
  • Four wideband fractional-N PLL, VCO for TX and RX LO
  • Dedicated integer-N PLL, VCO for data converters clock generation
  • JESD204B and JESD204C SerDes interface support:
    • 4 SerDes transceivers up to 29.5 Gbps
    • 8b/10b and 64b/66b encoding
    • 16-bit, 12-bit, 24-bit and 32-bit formatting
    • Subclass 1 multi-device synchronization
  • Package: 17-mm × 17-mm FCBGA, 0.8-mm pitch
  • Quad (AFE776xD) / Dual (AFE7728D) transmitters based on 0-IF up-conversion architecture:
    • Up to 650 MHz (AFE77x8D) / 730 MHz (AFE7769D) of RF transmitted DPD expansion bandwidth per chain
  • Quad (AFE776xD) / Dual (AFE7728D) receivers based on 0-IF down-conversion architecture:
    • Up to 200 MHz (AFE77x8D) / 300 MHz (AFE7769D) of RF received bandwidth per chain
  • Feedback chain based on direct RF sampling architecture:
    • Up to 650 MHz (AFE77x8D) / 730 MHz (AFE7769D) of RF observed DPD expansion bandwidth
  • Integrated CFR/DPD for PA linearization
    • Up to 200MHz (AFE77x8D) / 300MHz (AFE7769D) instantaneous bandwidth
    • Up to 650MHz (AFE77x8D) / 730MHz (AFE7769D) DPD expansion bandwidth
  • Integrated CFR/DPD for PA linearization
    • Multistage CFR with configurable cancelling pulses
    • Hardware accelerated DPD estimation engine
    • Signal Dynamics based corrector for GaN PA linearization
    • Smart data capture
  • RF frequency range: 600 MHz to 6 GHz
  • Four wideband fractional-N PLL, VCO for TX and RX LO
  • Dedicated integer-N PLL, VCO for data converters clock generation
  • JESD204B and JESD204C SerDes interface support:
    • 4 SerDes transceivers up to 29.5 Gbps
    • 8b/10b and 64b/66b encoding
    • 16-bit, 12-bit, 24-bit and 32-bit formatting
    • Subclass 1 multi-device synchronization
  • Package: 17-mm × 17-mm FCBGA, 0.8-mm pitch

The AFE77xxD is a pin-compatible family of high-performance, multichannel transceivers, integrating four (AFE7768D/AFE7769D) or two (AFE7728D) direct up-conversion transmitter chains, four (AFE7768D/AFE7769D) or two (AFE7728D) direct down-conversion receiver chains, two wideband RF sampling digitizing auxiliary chains (feedback paths) and low-power Digital Pre-Distortion (DPD) engine for Power Amplifier (PA) linearization. The high dynamic range of the transmitter and receiver chains enables wireless base stations to transmit and receive 2G, 3G, 4G, and 5G signals. The integrated Crest Factor Reduction (CFR) unit helps reduce the Peak-to-Average Ratio (PAR) of the input signal for more efficient transmission through the Power Amplifier. The integrated hardware accelerated DPD estimator and corrector provides flexible and efficient DPD solution for PA linearization. The integrated DPD engine corrects the distortion due to PA nonlinearity for signals up to 200MHz (AFE77x8D) / 300MHz (AFE7769D) instantaneous bandwidth, and within up to 650MHz (AFE77x8D) / 730MHz (AFE7769D) DPD expanded bandwidth. A dedicated GaN corrector addresses the long-term nonlinear memory effects due to charge trapping of GaN PAs.

The low power dissipation and high density channel integration of the AFE77xxD allow the device to address the power and size constraints of 4G and 5G base stations. The wideband and high dynamic range feedback path can assist the DPD of the power amplifiers in the transmitter chain through smart data capture at various intercepting points. The available 29.5Gbps SerDes speed can help reduce the number of lanes required to transfer the data in and out of the device.

Each receiver chain of the AFE77xxD includes a 28-dB range digital step attenuator (DSA), followed by a wideband passive IQ demodulator, and a baseband amplifier with integrated antialiasing low pass filters with programmable bandwidth, driving continuous-time sigma-delta ADCs. The RX chain can receive an instantaneous bandwidth (IBW) up to 200 MHz (AFE77x8D) / 300 MHz (AFE7769D). Each receiver channel has two analog peak power detectors and various digital power detectors to assist an external or internal autonomous AGC control for receiver channels, and a RF overload detector for device reliability protection. The integrated QMC (quadrature mismatch compensation) algorithm is capable to continuously monitor and correct for the RX chain I and Q imbalance mismatch without the need to inject any specific signals or perform offline calibration.

Each transmitter chain includes two 14-bit, 3.3-Gsps IQ DACs, followed by a programmable reconstruction and DAC image rejection filter, an IQ modulator driving a wideband RF amplifier with 39-dB range gain control. The TX chain integrated QMC and LO leakage cancellation algorithms, leveraging the FB path can constantly track and correct for the TX chain IQ mismatch and LO leakage.

Each FB path is based on RF sampling architecture, and includes an input RF DSA driving a 14-bit, 3.3-Gsps RF ADC. The direct sampling architecture provides an inherently wideband receiver chain and simplifies the calibration of the TX chains impairments. The FB path integrates two independent NCOs, which allow for a fast switching between two observed RF input bands.

The synthesizer section integrates four fractional-N RF PLLs that can generate four different RF LOs, allowing the device to support up to two different bands, each one configured as two transmitters, two receivers, and one feedback path (with AFE7768D/AFE7769D), or one transmitter, one receiver, and one feedback path (with AFE7728D) .

The AFE77xxD is a pin-compatible family of high-performance, multichannel transceivers, integrating four (AFE7768D/AFE7769D) or two (AFE7728D) direct up-conversion transmitter chains, four (AFE7768D/AFE7769D) or two (AFE7728D) direct down-conversion receiver chains, two wideband RF sampling digitizing auxiliary chains (feedback paths) and low-power Digital Pre-Distortion (DPD) engine for Power Amplifier (PA) linearization. The high dynamic range of the transmitter and receiver chains enables wireless base stations to transmit and receive 2G, 3G, 4G, and 5G signals. The integrated Crest Factor Reduction (CFR) unit helps reduce the Peak-to-Average Ratio (PAR) of the input signal for more efficient transmission through the Power Amplifier. The integrated hardware accelerated DPD estimator and corrector provides flexible and efficient DPD solution for PA linearization. The integrated DPD engine corrects the distortion due to PA nonlinearity for signals up to 200MHz (AFE77x8D) / 300MHz (AFE7769D) instantaneous bandwidth, and within up to 650MHz (AFE77x8D) / 730MHz (AFE7769D) DPD expanded bandwidth. A dedicated GaN corrector addresses the long-term nonlinear memory effects due to charge trapping of GaN PAs.

The low power dissipation and high density channel integration of the AFE77xxD allow the device to address the power and size constraints of 4G and 5G base stations. The wideband and high dynamic range feedback path can assist the DPD of the power amplifiers in the transmitter chain through smart data capture at various intercepting points. The available 29.5Gbps SerDes speed can help reduce the number of lanes required to transfer the data in and out of the device.

Each receiver chain of the AFE77xxD includes a 28-dB range digital step attenuator (DSA), followed by a wideband passive IQ demodulator, and a baseband amplifier with integrated antialiasing low pass filters with programmable bandwidth, driving continuous-time sigma-delta ADCs. The RX chain can receive an instantaneous bandwidth (IBW) up to 200 MHz (AFE77x8D) / 300 MHz (AFE7769D). Each receiver channel has two analog peak power detectors and various digital power detectors to assist an external or internal autonomous AGC control for receiver channels, and a RF overload detector for device reliability protection. The integrated QMC (quadrature mismatch compensation) algorithm is capable to continuously monitor and correct for the RX chain I and Q imbalance mismatch without the need to inject any specific signals or perform offline calibration.

Each transmitter chain includes two 14-bit, 3.3-Gsps IQ DACs, followed by a programmable reconstruction and DAC image rejection filter, an IQ modulator driving a wideband RF amplifier with 39-dB range gain control. The TX chain integrated QMC and LO leakage cancellation algorithms, leveraging the FB path can constantly track and correct for the TX chain IQ mismatch and LO leakage.

Each FB path is based on RF sampling architecture, and includes an input RF DSA driving a 14-bit, 3.3-Gsps RF ADC. The direct sampling architecture provides an inherently wideband receiver chain and simplifies the calibration of the TX chains impairments. The FB path integrates two independent NCOs, which allow for a fast switching between two observed RF input bands.

The synthesizer section integrates four fractional-N RF PLLs that can generate four different RF LOs, allowing the device to support up to two different bands, each one configured as two transmitters, two receivers, and one feedback path (with AFE7768D/AFE7769D), or one transmitter, one receiver, and one feedback path (with AFE7728D) .

下載 觀看有字幕稿的影片 影片

要求更多資訊

請參閱商用無線專屬 AFE7768D 的完整產品規格表和其它設計資源。立即索取

有關所有其它應用,請參閱我們的通用射頻取樣 AFE。

您可能會感興趣的類似產品

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的產品
最新 AFE7769D 現行 具有雙回饋路徑和整合式 CFR/DPD 的四通道射頻收發器 Different bandwidth (200MHz vs 300MHz)

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet AFE77xxDQuad/Dual-Channel RF Transceiver With Dual Feedback Paths Integrating CFR/DPD datasheet (Rev. A) PDF | HTML 2023年 10月 12日
User guide Programming AFE7769D to Interface With PC802 for 2T2R PDF | HTML 2023年 12月 4日
Product overview PCM-3P-PC802 LTE and 5G O-RAN Small Cell Outdoor Radio Design Overview 2023年 10月 9日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AFE7769DEVM — 適用於具有雙回饋路徑和 CFR/DPD 之四通道射頻收發器的 AFE7769D 評估模組

AFE7769D 評估模組 (EVM) 是適用於 AFE7769D 整合式射頻 (RF) 收發器的開發平台。AFE7769D 為高效能、多通道、四發射、四接收、二回饋 (4T4R2FB) 收發器。它具有整合式低功耗數位預失真 (DPD) 引擎和波峰因數削減 (CFR) 功能,以進行功率放大器 (PA) 線性化與減少峰值對均值 (PAR)。

發射器與接收器鏈的高動態範圍,讓無線基地台能產生與接收 2G、3G、4G 與 5G 訊號,且 RF 範圍為 600 MHz 至 6 GHz。整合式 PA 非線性估算器及修正器可提供靈活且有效率的 DPD 解決方案,以便在不同的 PA 輸出功率位準及頻帶進行 (...)

TI.com 無法提供
開發板

HTK-3P-AGILEX-ESOM7 — HITEK Agilex eSOM7 with FMC+ connector to RF transceiver EVMs

The Hitek Systems eSOM7 interfaces with the AFE8092, AFE8030, AFE7952, and AFE7920 through an FPGA mezzanine card (FMC) connector. It provides a quick evaluation and prototyping platform for 5G wireless solutions based on Intel’s latest high-performance 10-nm Agilex F-Series FPGA.

使用指南: PDF | HTML
開發套件

PCM-3P-PC802 — 適用於 AFE77xxD 的 Picocom PC802 5G 小型基地台 PHY SoC

The PC802 is a purpose-designed PHY SoC for 5GNR/LTE small cell disaggregated and integrated RAN architectures. This platform is designed for seamless interfacing and evaluation of TI’s AFE77xxD with Picocom's PC802 for split 7.2 radio unit (O-RU) with low PHY functionality. The SoC interfaces (...)
從:Picocom
使用指南: PDF | HTML
下載選項
軟體開發套件 (SDK)

PCM-3P-PC802 PCM-3P-PC802 reference design

支援產品和硬體

支援產品和硬體

產品
整合式精密 ADC 與 DAC
AFE10004 具有 EEPROM 和輸出開關的 4 通道功率放大器監測器和控制器
RF FDA
LMH9135 具有整合式平衡不平衡轉換器的 3.2 至 4.2 GHz 差分至單端放大器
Arm 式處理器
AM6412 雙核 64 位元 Arm® Cortex®-A53、單核 Cortex-R5F、PCIe、USB 3.0 和安全性
射頻取樣收發器
AFE7728D 具有雙回饋路徑和整合式 CFR/DPD 的雙通道 RF 收發器 - 200MHz AFE7768D 具有雙回饋路徑和整合式 CFR/DPD 的四通道 RF 收發器 - 200MHz AFE7769D 具有雙回饋路徑和整合式 CFR/DPD 的四通道射頻收發器
要求
封裝 針腳 CAD 符號、佔位空間與 3D 模型
FCBGA (ABJ) 400 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片